JP6195342B2 - 情報処理装置およびメモリアクセス制御方法 - Google Patents

情報処理装置およびメモリアクセス制御方法 Download PDF

Info

Publication number
JP6195342B2
JP6195342B2 JP2013067126A JP2013067126A JP6195342B2 JP 6195342 B2 JP6195342 B2 JP 6195342B2 JP 2013067126 A JP2013067126 A JP 2013067126A JP 2013067126 A JP2013067126 A JP 2013067126A JP 6195342 B2 JP6195342 B2 JP 6195342B2
Authority
JP
Japan
Prior art keywords
access
memory
bank
banks
information processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2013067126A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014191621A5 (enExample
JP2014191621A (ja
Inventor
智也 本條
智也 本條
山本　貴久
貴久 山本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2013067126A priority Critical patent/JP6195342B2/ja
Priority to US14/224,145 priority patent/US9946645B2/en
Publication of JP2014191621A publication Critical patent/JP2014191621A/ja
Publication of JP2014191621A5 publication Critical patent/JP2014191621A5/ja
Application granted granted Critical
Publication of JP6195342B2 publication Critical patent/JP6195342B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607—Interleaved addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System (AREA)
  • Image Analysis (AREA)
JP2013067126A 2013-03-27 2013-03-27 情報処理装置およびメモリアクセス制御方法 Active JP6195342B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2013067126A JP6195342B2 (ja) 2013-03-27 2013-03-27 情報処理装置およびメモリアクセス制御方法
US14/224,145 US9946645B2 (en) 2013-03-27 2014-03-25 Information processing apparatus and memory control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2013067126A JP6195342B2 (ja) 2013-03-27 2013-03-27 情報処理装置およびメモリアクセス制御方法

Publications (3)

Publication Number Publication Date
JP2014191621A JP2014191621A (ja) 2014-10-06
JP2014191621A5 JP2014191621A5 (enExample) 2016-05-19
JP6195342B2 true JP6195342B2 (ja) 2017-09-13

Family

ID=51622020

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013067126A Active JP6195342B2 (ja) 2013-03-27 2013-03-27 情報処理装置およびメモリアクセス制御方法

Country Status (2)

Country Link
US (1) US9946645B2 (enExample)
JP (1) JP6195342B2 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9208086B1 (en) 2014-01-09 2015-12-08 Pure Storage, Inc. Using frequency domain to prioritize storage of metadata in a cache
KR102346629B1 (ko) * 2014-12-05 2022-01-03 삼성전자주식회사 메모리 접근 제어 방법 및 장치
JP6700712B2 (ja) 2015-10-21 2020-05-27 キヤノン株式会社 畳み込み演算装置
JP2019091191A (ja) * 2017-11-14 2019-06-13 ルネサスエレクトロニクス株式会社 半導体装置、データ処理システム、データ読取り方法、及びデータ読取りプログラム
JP7361551B2 (ja) 2019-09-20 2023-10-16 キヤノン株式会社 デバイス、制御方法、及びプログラム
JP2021047827A (ja) 2019-09-20 2021-03-25 キヤノン株式会社 デバイス、システム、制御方法、及びプログラム
JP7733454B2 (ja) 2021-03-12 2025-09-03 キヤノン株式会社 情報処理装置、情報処理方法、画像識別システム、及びプログラム

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0727076B1 (en) * 1993-11-02 1997-10-22 Taligent, Inc. Object-oriented graphic system and method
JP2003323339A (ja) 2002-03-01 2003-11-14 Sony Computer Entertainment Inc メモリアクセス装置、半導体デバイス、メモリアクセス制御方法、コンピュータプログラム及び記録媒体
EP1966708A2 (en) * 2005-12-20 2008-09-10 Nxp B.V. Multi-processor circuit with shared memory banks
JP2008269348A (ja) * 2007-04-20 2008-11-06 Toshiba Corp メモリ制御装置およびメモリ制御方法
US8032804B2 (en) * 2009-01-12 2011-10-04 Micron Technology, Inc. Systems and methods for monitoring a memory system
JP2010205002A (ja) * 2009-03-04 2010-09-16 Seiko Epson Corp 画像処理装置
JP5820973B2 (ja) * 2010-12-28 2015-11-24 パナソニックＩｐマネジメント株式会社 データ記録装置
JP2012242821A (ja) * 2011-05-16 2012-12-10 Sony Mobile Communications Inc 表示画像生成方法
US9183048B2 (en) * 2012-12-20 2015-11-10 Oracle International Corporation System and method for implementing scalable contention-adaptive statistics counters

Also Published As

Publication number Publication date
US20140297989A1 (en) 2014-10-02
US9946645B2 (en) 2018-04-17
JP2014191621A (ja) 2014-10-06

Similar Documents

Publication Publication Date Title
JP6195342B2 (ja) 情報処理装置およびメモリアクセス制御方法
US11907726B2 (en) Systems and methods for virtually partitioning a machine perception and dense algorithm integrated circuit
CN101681449B (zh) 计算处理装置及方法
JP5340088B2 (ja) 情報処理方法及び装置
CN111295675B (zh) 用于使用内核来处理卷积运算的设备和方法
US20190095212A1 (en) Neural network system and operating method of neural network system
JP5058681B2 (ja) 情報処理方法及び装置、プログラム、記憶媒体
US10013628B2 (en) Information processing apparatus and information processing method
CN114026569A (zh) 使用脉动阵列的扩张卷积
JP7402623B2 (ja) フィルタ処理装置及びその制御方法
US20200183833A1 (en) Virtual space memory bandwidth reduction
JP5388835B2 (ja) 情報処理装置及び情報処理方法
US20230325087A1 (en) Systems and methods for accelerating memory transfers and computation efficiency using a computation-informed partitioning of an on-chip data buffer and implementing computation-aware data transfer operations to the on-chip data buffer
JP6374777B2 (ja) データ処理方法、プログラム及びデータ処理装置
CN106934757B (zh) 基于cuda的监控视频前景提取加速方法
KR101204866B1 (ko) 윈도우 기반 영상 처리에서 고속으로 윈도우 영역 내 화소 연산을 수행하기 위한 방법 및 장치
CN116069480B (zh) 一种处理器及计算设备
CN113592943B (zh) 位置推定系统及位置推定方法
JP2018055570A (ja) 演算処理装置、演算処理方法及びプログラム
JP5968497B2 (ja) 制御方法、システム及びプログラム
US20250165292A1 (en) Data processor
US20240402995A1 (en) Data processing apparatus, data processing method, and storage medium
US20240177475A1 (en) Data processing apparatus and data processing method
CN117218032A (zh) 图像快速降噪的方法、装置、计算机设备及存储介质
HK40061873A (en) Instruction processing apparatus, method, computer equipment, and storage medium

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160328

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160328

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20170119

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170213

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170413

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170718

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170810

R151 Written notification of patent or utility model registration

Ref document number: 6195342

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151