JP5522690B2 - メモリ回路中の調整可能なパイプライン - Google Patents

メモリ回路中の調整可能なパイプライン Download PDF

Info

Publication number
JP5522690B2
JP5522690B2 JP2010547658A JP2010547658A JP5522690B2 JP 5522690 B2 JP5522690 B2 JP 5522690B2 JP 2010547658 A JP2010547658 A JP 2010547658A JP 2010547658 A JP2010547658 A JP 2010547658A JP 5522690 B2 JP5522690 B2 JP 5522690B2
Authority
JP
Japan
Prior art keywords
memory circuit
circuit
clock signal
control
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2010547658A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011513812A (ja
JP2011513812A5 (enExample
Inventor
チャン、シャヤン
シー． モイヤー、ウィリアム
ビー． グエン、フイ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2011513812A publication Critical patent/JP2011513812A/ja
Publication of JP2011513812A5 publication Critical patent/JP2011513812A5/ja
Application granted granted Critical
Publication of JP5522690B2 publication Critical patent/JP5522690B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
JP2010547658A 2008-02-21 2009-01-16 メモリ回路中の調整可能なパイプライン Active JP5522690B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/034,888 US7800974B2 (en) 2008-02-21 2008-02-21 Adjustable pipeline in a memory circuit
US12/034,888 2008-02-21
PCT/US2009/031202 WO2009105295A1 (en) 2008-02-21 2009-01-16 Adjustable pipeline in a memory circuit

Publications (3)

Publication Number Publication Date
JP2011513812A JP2011513812A (ja) 2011-04-28
JP2011513812A5 JP2011513812A5 (enExample) 2012-03-08
JP5522690B2 true JP5522690B2 (ja) 2014-06-18

Family

ID=40985862

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010547658A Active JP5522690B2 (ja) 2008-02-21 2009-01-16 メモリ回路中の調整可能なパイプライン

Country Status (4)

Country Link
US (1) US7800974B2 (enExample)
JP (1) JP5522690B2 (enExample)
CN (1) CN101946237B (enExample)
WO (1) WO2009105295A1 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8291201B2 (en) * 2008-05-22 2012-10-16 International Business Machines Corporation Dynamic merging of pipeline stages in an execution pipeline to reduce power consumption
US8332590B1 (en) * 2008-06-25 2012-12-11 Marvell Israel (M.I.S.L.) Ltd. Multi-stage command processing pipeline and method for shared cache access
US8488405B2 (en) 2011-07-18 2013-07-16 Texas Instruments Incorporated Process variability tolerant programmable memory controller for a pipelined memory system
US8587356B2 (en) 2011-12-15 2013-11-19 Freescale Semiconductor, Inc. Recoverable and reconfigurable pipeline structure for state-retention power gating
US8941427B2 (en) 2011-12-15 2015-01-27 Freescale Semiconductor, Inc. Configurable flip-flop
CN103218029B (zh) * 2013-04-09 2015-06-17 电子科技大学 一种超低功耗处理器流水线结构
KR102033291B1 (ko) * 2013-06-14 2019-10-17 삼성전자 주식회사 반도체 장치 및 그 구동 방법
US9256276B2 (en) * 2013-09-27 2016-02-09 Intel Corporation Utilization of processor capacity at low operating frequencies
US9263100B2 (en) * 2013-11-29 2016-02-16 Freescale Semiconductor, Inc. Bypass system and method that mimics clock to data memory read timing
CN109885154B (zh) * 2019-02-28 2023-06-23 江西天漪半导体有限公司 一种带旁路通道的低功耗寄存器
US11061836B2 (en) * 2019-06-21 2021-07-13 Micron Technology, Inc. Wave pipeline including synchronous stage
US11967360B2 (en) * 2021-09-22 2024-04-23 Arm Limited Dynamically adjustable pipeline for memory access

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5809552A (en) * 1992-01-29 1998-09-15 Fujitsu Limited Data processing system, memory access device and method including selecting the number of pipeline stages based on pipeline conditions
JPH1173770A (ja) * 1997-08-27 1999-03-16 Matsushita Electron Corp 半導体記憶装置
CN1154111C (zh) * 1998-04-01 2004-06-16 睦塞德技术公司 异步流水线半导体存储器
US6272609B1 (en) * 1998-07-31 2001-08-07 Micron Electronics, Inc. Pipelined memory controller
US6560725B1 (en) * 1999-06-18 2003-05-06 Madrone Solutions, Inc. Method for apparatus for tracking errors in a memory system
JP4345204B2 (ja) * 2000-07-04 2009-10-14 エルピーダメモリ株式会社 半導体記憶装置
JP2002329395A (ja) * 2001-04-27 2002-11-15 Mitsubishi Electric Corp 同期型半導体装置
US20030226000A1 (en) * 2002-05-30 2003-12-04 Mike Rhoades Collapsible pipeline structure and method used in a microprocessor
US20070271449A1 (en) * 2006-05-19 2007-11-22 International Business Machines Corporation System and method for dynamically adjusting pipelined data paths for improved power management
US8122232B2 (en) * 2007-06-21 2012-02-21 Arm Limited Self programming slave device controller

Also Published As

Publication number Publication date
US20090213668A1 (en) 2009-08-27
CN101946237A (zh) 2011-01-12
CN101946237B (zh) 2012-12-12
JP2011513812A (ja) 2011-04-28
WO2009105295A1 (en) 2009-08-27
US7800974B2 (en) 2010-09-21

Similar Documents

Publication Publication Date Title
JP5522690B2 (ja) メモリ回路中の調整可能なパイプライン
US9479361B2 (en) Method and apparatus for selecting an operating mode based on a determination of the availability of internal clock signals
US8553482B2 (en) Sense amplifier and sense amplifier latch having common control
US5784332A (en) Clock frequency detector for a synchronous memory device
EP3625800B1 (en) Systems and methods for frequency mode detection and implementation
US20110128793A1 (en) Preamble detection and postamble closure for a memory interface controller
US7808273B2 (en) Reducing leakage power in low power mode
US9378791B2 (en) Apparatuses and methods for controlling a clock signal provided to a clock tree
JP4419074B2 (ja) 半導体記憶装置
US8427899B2 (en) Self-adaptive sensing design
US11404134B2 (en) Memory device test circuit and memory device test method
US8953395B2 (en) Memory with variable strength sense amplifier
US12231120B1 (en) Apparatus, system, and method for improving latency or power consumption
CN1815621B (zh) 访问存储器单元的系统和方法
US9281028B1 (en) Method and circuit for glitch reduction in memory read latch circuit
US9361959B2 (en) Low power double pumped multi-port register file architecture
KR20070042541A (ko) 레지스터 파일 회로 내의 기록-후-판독 지연 감소 방법 및레지스터 파일 어레이
CN107967926B (zh) 确定存储器访问时间的系统和方法
CN119691735B (zh) 面向risc-v的硬件木马检测恢复方法、装置、介质与处理器
US7218152B2 (en) System and method for reducing power consumption associated with the capacitance of inactive portions of a multiplexer
Fuketa et al. An average-performance-oriented subthreshold processor self-timed by memory read completion
KR100356806B1 (ko) 에스디램의 내장 셀프 테스트를 위한 디큐 비교기
CN117423368A (zh) 读操作方法及存储芯片、频率检测电路
CN117476073A (zh) 用于静态随机存取内存的输出控制接口

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120116

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120116

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20120227

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130722

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130730

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20131025

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140311

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140402

R150 Certificate of patent or registration of utility model

Ref document number: 5522690

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250