CN101946237B - 存储器电路中可调的流水线 - Google Patents

存储器电路中可调的流水线 Download PDF

Info

Publication number
CN101946237B
CN101946237B CN2009801056251A CN200980105625A CN101946237B CN 101946237 B CN101946237 B CN 101946237B CN 2009801056251 A CN2009801056251 A CN 2009801056251A CN 200980105625 A CN200980105625 A CN 200980105625A CN 101946237 B CN101946237 B CN 101946237B
Authority
CN
China
Prior art keywords
circuit
memory
memory circuit
clock signal
operator scheme
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2009801056251A
Other languages
English (en)
Chinese (zh)
Other versions
CN101946237A (zh
Inventor
张沙彦
威廉·C·莫耶
于伊·B·恩古叶恩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN101946237A publication Critical patent/CN101946237A/zh
Application granted granted Critical
Publication of CN101946237B publication Critical patent/CN101946237B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
CN2009801056251A 2008-02-21 2009-01-16 存储器电路中可调的流水线 Active CN101946237B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/034,888 US7800974B2 (en) 2008-02-21 2008-02-21 Adjustable pipeline in a memory circuit
US12/034,888 2008-02-21
PCT/US2009/031202 WO2009105295A1 (en) 2008-02-21 2009-01-16 Adjustable pipeline in a memory circuit

Publications (2)

Publication Number Publication Date
CN101946237A CN101946237A (zh) 2011-01-12
CN101946237B true CN101946237B (zh) 2012-12-12

Family

ID=40985862

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009801056251A Active CN101946237B (zh) 2008-02-21 2009-01-16 存储器电路中可调的流水线

Country Status (4)

Country Link
US (1) US7800974B2 (enExample)
JP (1) JP5522690B2 (enExample)
CN (1) CN101946237B (enExample)
WO (1) WO2009105295A1 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8291201B2 (en) * 2008-05-22 2012-10-16 International Business Machines Corporation Dynamic merging of pipeline stages in an execution pipeline to reduce power consumption
US8332590B1 (en) * 2008-06-25 2012-12-11 Marvell Israel (M.I.S.L.) Ltd. Multi-stage command processing pipeline and method for shared cache access
US8488405B2 (en) 2011-07-18 2013-07-16 Texas Instruments Incorporated Process variability tolerant programmable memory controller for a pipelined memory system
US8941427B2 (en) * 2011-12-15 2015-01-27 Freescale Semiconductor, Inc. Configurable flip-flop
US8587356B2 (en) 2011-12-15 2013-11-19 Freescale Semiconductor, Inc. Recoverable and reconfigurable pipeline structure for state-retention power gating
CN103218029B (zh) * 2013-04-09 2015-06-17 电子科技大学 一种超低功耗处理器流水线结构
KR102033291B1 (ko) * 2013-06-14 2019-10-17 삼성전자 주식회사 반도체 장치 및 그 구동 방법
US9256276B2 (en) * 2013-09-27 2016-02-09 Intel Corporation Utilization of processor capacity at low operating frequencies
US9263100B2 (en) * 2013-11-29 2016-02-16 Freescale Semiconductor, Inc. Bypass system and method that mimics clock to data memory read timing
CN109885154B (zh) * 2019-02-28 2023-06-23 江西天漪半导体有限公司 一种带旁路通道的低功耗寄存器
US11061836B2 (en) * 2019-06-21 2021-07-13 Micron Technology, Inc. Wave pipeline including synchronous stage
US11967360B2 (en) * 2021-09-22 2024-04-23 Arm Limited Dynamically adjustable pipeline for memory access

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5809552A (en) * 1992-01-29 1998-09-15 Fujitsu Limited Data processing system, memory access device and method including selecting the number of pipeline stages based on pipeline conditions

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1173770A (ja) * 1997-08-27 1999-03-16 Matsushita Electron Corp 半導体記憶装置
CN1154111C (zh) 1998-04-01 2004-06-16 睦塞德技术公司 异步流水线半导体存储器
US6272609B1 (en) 1998-07-31 2001-08-07 Micron Electronics, Inc. Pipelined memory controller
US6560725B1 (en) * 1999-06-18 2003-05-06 Madrone Solutions, Inc. Method for apparatus for tracking errors in a memory system
JP4345204B2 (ja) * 2000-07-04 2009-10-14 エルピーダメモリ株式会社 半導体記憶装置
JP2002329395A (ja) * 2001-04-27 2002-11-15 Mitsubishi Electric Corp 同期型半導体装置
US20030226000A1 (en) 2002-05-30 2003-12-04 Mike Rhoades Collapsible pipeline structure and method used in a microprocessor
US20070271449A1 (en) 2006-05-19 2007-11-22 International Business Machines Corporation System and method for dynamically adjusting pipelined data paths for improved power management
US8122232B2 (en) * 2007-06-21 2012-02-21 Arm Limited Self programming slave device controller

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5809552A (en) * 1992-01-29 1998-09-15 Fujitsu Limited Data processing system, memory access device and method including selecting the number of pipeline stages based on pipeline conditions

Also Published As

Publication number Publication date
CN101946237A (zh) 2011-01-12
US7800974B2 (en) 2010-09-21
US20090213668A1 (en) 2009-08-27
JP2011513812A (ja) 2011-04-28
WO2009105295A1 (en) 2009-08-27
JP5522690B2 (ja) 2014-06-18

Similar Documents

Publication Publication Date Title
CN101946237B (zh) 存储器电路中可调的流水线
CN109154918B (zh) 自刷新状态机mop阵列
TWI424314B (zh) 半導體裝置及選擇去選擇串聯互連記憶體裝置的方法
US9158328B2 (en) Memory array clock gating scheme
US7915924B2 (en) Method and apparatus for selecting an operating mode based on a determination of the availability of internal clock signals
US8132144B2 (en) Automatic clock-gating insertion and propagation technique
US20120134225A1 (en) Sense amplifier latch with integrated test data multiplexer
CN116504287A (zh) 用于存储器的改进的定时电路
JP2009163758A (ja) クロックの異なるバス間におけるデータ転送
US8358152B2 (en) Integrated circuit including pulse control logic having shared gating control
JP3684295B2 (ja) オンチップ確認回路を用いた半導体素子最適化方法および装置
KR20090013797A (ko) 내장 메모리의 비경쟁 계층 비트 라인 및 그 방법
US20150318032A1 (en) Apparatuses and methods for controlling a clock signal provided to a clock tree
US8743653B1 (en) Reducing dynamic power consumption of a memory circuit
US7392406B2 (en) Circuit and method for generating clock signals for clocking digital signal processor and memory
Asato A 14-port 3.8-ns 116-word 64-b read-renaming register file
Nguyen et al. A 7-nm 6R6W register file with double-pumped read and write operations for high-bandwidth memory in machine learning and CPU processors
US6629194B2 (en) Method and apparatus for low power memory bit line precharge
CN1815621B (zh) 访问存储器单元的系统和方法
US9281028B1 (en) Method and circuit for glitch reduction in memory read latch circuit
US7085147B2 (en) Systems and methods for preventing malfunction of content addressable memory resulting from concurrent write and lookup operations
US9361959B2 (en) Low power double pumped multi-port register file architecture
KR20100129808A (ko) 리드 와일 라이트 동작이 가능한 불휘발성 메모리 장치의 커플링 노이즈 방지 방법
CN107967926B (zh) 确定存储器访问时间的系统和方法
Fuketa et al. An average-performance-oriented subthreshold processor self-timed by memory read completion

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP01 Change in the name or title of a patent holder

Address after: Texas in the United States

Patentee after: NXP America Co Ltd

Address before: Texas in the United States

Patentee before: Fisical Semiconductor Inc.

CP01 Change in the name or title of a patent holder