JP5419102B2 - キャッシュロック装置及びその方法 - Google Patents

キャッシュロック装置及びその方法 Download PDF

Info

Publication number
JP5419102B2
JP5419102B2 JP2010520017A JP2010520017A JP5419102B2 JP 5419102 B2 JP5419102 B2 JP 5419102B2 JP 2010520017 A JP2010520017 A JP 2010520017A JP 2010520017 A JP2010520017 A JP 2010520017A JP 5419102 B2 JP5419102 B2 JP 5419102B2
Authority
JP
Japan
Prior art keywords
cache
state
cache line
data
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2010520017A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010535387A (ja
JP2010535387A5 (enExample
Inventor
アール． ラーマン、シェド
エフ． グリーンバーグ、デイビッド
シー． ステーサー、キャスリン
エム． ブルース、クラス
ビー． スミットル、マット
ディー． スナイダー、マイケル
エル． ワイゼンハント、ゲイリー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2010535387A publication Critical patent/JP2010535387A/ja
Publication of JP2010535387A5 publication Critical patent/JP2010535387A5/ja
Application granted granted Critical
Publication of JP5419102B2 publication Critical patent/JP5419102B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/126—Replacement control using replacement algorithms with special data handling, e.g. priority of data or instructions, handling errors or pinning
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0891—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using clearing, invalidating or resetting means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2010520017A 2007-08-02 2008-06-17 キャッシュロック装置及びその方法 Expired - Fee Related JP5419102B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/832,797 US7827360B2 (en) 2007-08-02 2007-08-02 Cache locking device and methods thereof
US11/832,797 2007-08-02
PCT/US2008/067225 WO2009017890A2 (en) 2007-08-02 2008-06-17 Cache locking device and methods thereof

Publications (3)

Publication Number Publication Date
JP2010535387A JP2010535387A (ja) 2010-11-18
JP2010535387A5 JP2010535387A5 (enExample) 2011-08-04
JP5419102B2 true JP5419102B2 (ja) 2014-02-19

Family

ID=40305158

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010520017A Expired - Fee Related JP5419102B2 (ja) 2007-08-02 2008-06-17 キャッシュロック装置及びその方法

Country Status (5)

Country Link
US (1) US7827360B2 (enExample)
JP (1) JP5419102B2 (enExample)
KR (1) KR101483931B1 (enExample)
CN (1) CN101772759B (enExample)
WO (1) WO2009017890A2 (enExample)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8856448B2 (en) * 2009-02-19 2014-10-07 Qualcomm Incorporated Methods and apparatus for low intrusion snoop invalidation
US8301838B2 (en) * 2009-11-04 2012-10-30 Nokia Corporation Method and apparatus for providing an application-level cache with a locked region and a floating region
US8694737B2 (en) 2010-06-09 2014-04-08 Micron Technology, Inc. Persistent memory for processor main memory
US9448938B2 (en) 2010-06-09 2016-09-20 Micron Technology, Inc. Cache coherence protocol for persistent memories
US8613074B2 (en) 2010-09-30 2013-12-17 Micron Technology, Inc. Security protection for memory content of processor main memory
US8775863B2 (en) * 2011-05-31 2014-07-08 Freescale Semiconductor, Inc. Cache locking control
US8856587B2 (en) 2011-05-31 2014-10-07 Freescale Semiconductor, Inc. Control of interrupt generation for cache
TW201308079A (zh) * 2011-08-09 2013-02-16 Realtek Semiconductor Corp 快取記憶體裝置與快取記憶體資料存取方法
KR101306623B1 (ko) * 2011-08-12 2013-09-11 주식회사 에이디칩스 캐시메모리의 캐시 웨이 락킹방법
KR101291040B1 (ko) * 2011-08-12 2013-08-01 주식회사 에이디칩스 캐시메모리의 캐시 라인 락킹방법
CN103019954A (zh) * 2011-09-22 2013-04-03 瑞昱半导体股份有限公司 高速缓存装置与高速缓存数据存取方法
US9176885B2 (en) * 2012-01-23 2015-11-03 International Business Machines Corporation Combined cache inject and lock operation
US9141544B2 (en) 2012-06-26 2015-09-22 Qualcomm Incorporated Cache memory with write through, no allocate mode
US20140164708A1 (en) * 2012-12-07 2014-06-12 Advanced Micro Devices, Inc. Spill data management
CN103885892A (zh) * 2012-12-20 2014-06-25 株式会社东芝 存储器控制器
CN104641347B (zh) * 2013-03-11 2018-06-05 华为技术有限公司 函数调用方法、装置和终端设备
CN103136080B (zh) * 2013-03-12 2016-07-13 青岛中星微电子有限公司 一种缓存锁定功能的测试方法和装置
KR102116364B1 (ko) 2013-11-18 2020-05-28 삼성전자주식회사 메모리 시스템 및 그에 따른 반도체 메모리의 결함 메모리 셀 관리방법
US9268715B2 (en) * 2014-02-24 2016-02-23 Freescale Semiconductor, Inc. System and method for validation of cache memory locking
US9356602B1 (en) * 2015-05-14 2016-05-31 Xilinx, Inc. Management of memory resources in a programmable integrated circuit
US10592114B2 (en) 2016-03-03 2020-03-17 Samsung Electronics Co., Ltd. Coordinated in-module RAS features for synchronous DDR compatible memory
US10621119B2 (en) 2016-03-03 2020-04-14 Samsung Electronics Co., Ltd. Asynchronous communication protocol compatible with synchronous DDR protocol
US10810144B2 (en) * 2016-06-08 2020-10-20 Samsung Electronics Co., Ltd. System and method for operating a DRR-compatible asynchronous memory module
GB2566469B (en) * 2017-09-13 2021-03-24 Advanced Risc Mach Ltd Cache line statuses
CN109933543B (zh) * 2019-03-11 2022-03-18 珠海市杰理科技股份有限公司 Cache的数据锁定方法、装置和计算机设备
CN119782211A (zh) * 2024-12-04 2025-04-08 天翼云科技有限公司 一种缓存操作方法、装置和电子设备

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4513367A (en) * 1981-03-23 1985-04-23 International Business Machines Corporation Cache locking controls in a multiprocessor
JPH01255944A (ja) * 1988-04-05 1989-10-12 Mitsubishi Electric Corp キャッシュメモリ
US5353425A (en) 1992-04-29 1994-10-04 Sun Microsystems, Inc. Methods and apparatus for implementing a pseudo-LRU cache memory replacement scheme with a locking feature
US5493667A (en) * 1993-02-09 1996-02-20 Intel Corporation Apparatus and method for an instruction cache locking scheme
US5694567A (en) * 1995-02-09 1997-12-02 Integrated Device Technology, Inc. Direct-mapped cache with cache locking allowing expanded contiguous memory storage by swapping one or more tag bits with one or more index bits
US5822764A (en) * 1996-03-04 1998-10-13 Motorola, Inc. Method and circuit for efficiently replacing invalid locked portions of a cache with valid data
US6044478A (en) 1997-05-30 2000-03-28 National Semiconductor Corporation Cache with finely granular locked-down regions
US6490654B2 (en) * 1998-07-31 2002-12-03 Hewlett-Packard Company Method and apparatus for replacing cache lines in a cache memory
KR20000026339A (ko) * 1998-10-20 2000-05-15 윤종용 잠금 및 플러쉬 기능을 갖는 캐쉬 메모리 시스템
JP3495266B2 (ja) * 1998-11-13 2004-02-09 Ｎｅｃエレクトロニクス株式会社 キャッシュロック装置及びキャッシュロック方法
US6438655B1 (en) * 1999-04-20 2002-08-20 Lucent Technologies Inc. Method and memory cache for cache locking on bank-by-bank basis
US6629209B1 (en) * 1999-11-09 2003-09-30 International Business Machines Corporation Cache coherency protocol permitting sharing of a locked data granule
US7900023B2 (en) * 2004-12-16 2011-03-01 Intel Corporation Technique to enable store forwarding during long latency instruction execution

Also Published As

Publication number Publication date
KR101483931B1 (ko) 2015-01-19
JP2010535387A (ja) 2010-11-18
CN101772759B (zh) 2012-06-27
KR20100053540A (ko) 2010-05-20
WO2009017890A2 (en) 2009-02-05
WO2009017890A3 (en) 2009-04-09
CN101772759A (zh) 2010-07-07
US7827360B2 (en) 2010-11-02
US20090037666A1 (en) 2009-02-05

Similar Documents

Publication Publication Date Title
JP5419102B2 (ja) キャッシュロック装置及びその方法
JP5536658B2 (ja) バッファメモリ装置、メモリシステム及びデータ転送方法
US7305522B2 (en) Victim cache using direct intervention
US9477600B2 (en) Apparatus and method for shared cache control including cache lines selectively operable in inclusive or non-inclusive mode
US7305523B2 (en) Cache memory direct intervention
US20070136535A1 (en) System and Method for Reducing Unnecessary Cache Operations
EP4154121A1 (en) Adaptive cache
US11151039B2 (en) Apparatus and method for maintaining cache coherence data for memory blocks of different size granularities using a snoop filter storage comprising an n-way set associative storage structure
JPH11272559A (ja) マルチレベル・メモリ・ハイアラ―キを含むデ―タ処理システムのためのキャッシュ・コヒ―レンシ・プロトコル
WO2007082917A2 (en) Patrol snooping for higher level cache eviction candidate identification
US10282295B1 (en) Reducing cache footprint in cache coherence directory
EP0936552B1 (en) Pseudo precise I-cache inclusivity for vertical caches
US7281092B2 (en) System and method of managing cache hierarchies with adaptive mechanisms
US7117312B1 (en) Mechanism and method employing a plurality of hash functions for cache snoop filtering
US7325102B1 (en) Mechanism and method for cache snoop filtering
CN101639812A (zh) 高速缓冲存储器及高速缓冲存储器控制装置
US8473686B2 (en) Computer cache system with stratified replacement
US20070079070A1 (en) Cache controller
US6240487B1 (en) Integrated cache buffers
US9128856B2 (en) Selective cache fills in response to write misses
US8271733B2 (en) Line allocation in multi-level hierarchical data stores
KR19980081314A (ko) 프로세서 버스로의 캐쉬 연산의 요구-기반 발생 방법 및 장치
WO2006024323A1 (en) A virtual address cache and method for sharing data using a unique task identifier
US20060224834A1 (en) Write-back cache methods and apparatus
JPH06195263A (ja) キャッシュ・メモリ・システム

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110616

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110616

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20120227

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20121213

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121225

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20130322

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20130329

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130419

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131022

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131113

R150 Certificate of patent or registration of utility model

Ref document number: 5419102

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees