JP5404315B2 - Solid-state image sensor manufacturing method and solid-state image sensor - Google Patents

Solid-state image sensor manufacturing method and solid-state image sensor Download PDF

Info

Publication number
JP5404315B2
JP5404315B2 JP2009247893A JP2009247893A JP5404315B2 JP 5404315 B2 JP5404315 B2 JP 5404315B2 JP 2009247893 A JP2009247893 A JP 2009247893A JP 2009247893 A JP2009247893 A JP 2009247893A JP 5404315 B2 JP5404315 B2 JP 5404315B2
Authority
JP
Japan
Prior art keywords
interlayer insulating
insulating film
solid
photoelectric conversion
pad electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2009247893A
Other languages
Japanese (ja)
Other versions
JP2011096782A (en
Inventor
康 板橋
孝志 高橋
淳一 井手
武志 伏見
浩二 吉川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2009247893A priority Critical patent/JP5404315B2/en
Priority to US12/881,631 priority patent/US8487394B2/en
Publication of JP2011096782A publication Critical patent/JP2011096782A/en
Application granted granted Critical
Publication of JP5404315B2 publication Critical patent/JP5404315B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Solid State Image Pick-Up Elements (AREA)

Description

本発明は、固体撮像素子の製造方法に関する。   The present invention relates to a method for manufacturing a solid-state imaging device.

近年、被写体像を撮影する固体撮像素子が、カメラや携帯電話などに広く用いられている。固体撮像素子には、光電変換を行う画素が形成されたシリコン基板の表面を、SiOなどの層間絶縁膜で覆って構成されているものがある。このような固体撮像素子では、画素に到達した被写体からの光の一部が層間絶縁膜内で反射する。この層間絶縁膜内での反射光と、素子に直接入射する光とが干渉することで、光電出力に干渉波形が生じるという問題があった。そこで、固体撮像素子の光の入射面に高低差を形成して、光の干渉を抑える技術が、例えば特許文献1に開示されている。 In recent years, solid-state imaging devices that capture subject images have been widely used in cameras, mobile phones, and the like. Some solid-state imaging devices are configured such that the surface of a silicon substrate on which pixels for photoelectric conversion are formed is covered with an interlayer insulating film such as SiO 2 . In such a solid-state imaging device, a part of the light from the subject reaching the pixel is reflected in the interlayer insulating film. There is a problem that an interference waveform is generated in the photoelectric output due to interference between the reflected light in the interlayer insulating film and the light directly incident on the element. Therefore, for example, Patent Document 1 discloses a technique for forming a height difference on the light incident surface of the solid-state imaging device to suppress light interference.

しかしながら、従来技術では、層間絶縁膜上に下地層パターンを形成し、その下地層パターンをエッチングし、さらにCVD法によって下地層パターンを上層膜で覆うことで、固体撮像素子の光の入射面に高低差を形成している。また、下地層パターンや上層膜によって、層間絶縁膜上に配設されるパッド電極も覆われてしまう。したがって、上記工程に加えて、パッド電極を露出させるために、下地層パターンや上層膜をエッチングする工程が別途必要になる。   However, in the prior art, a base layer pattern is formed on the interlayer insulating film, the base layer pattern is etched, and further, the base layer pattern is covered with the upper layer film by a CVD method, so that the light incident surface of the solid-state imaging device is covered. A difference in height is formed. Further, the pad electrode disposed on the interlayer insulating film is also covered with the base layer pattern and the upper layer film. Therefore, in addition to the above steps, a step of etching the underlying layer pattern and the upper layer film is necessary to expose the pad electrode.

したがって、従来技術では、固体撮像素子の製造過程において、光の干渉を抑えるために工程数が増加し、製造コストを抑えにくいという問題があった。   Therefore, in the prior art, there is a problem that in the manufacturing process of the solid-state imaging device, the number of processes increases in order to suppress the interference of light, and the manufacturing cost is difficult to suppress.

特開平6−125068号公報JP-A-6-125068

本発明は、工程数を抑えつつ、光の干渉を抑える段差形状を光の入射面に形成することができる固体撮像素子の製造方法を提供することを目的とする。   An object of the present invention is to provide a method for manufacturing a solid-state imaging device capable of forming a stepped shape that suppresses light interference while suppressing the number of steps on a light incident surface.

本願発明の一態様によれば、光電変換素子が形成されたシリコン基板の表面に層間絶縁膜を形成し、層間絶縁膜の表面にパッド電極を形成し、層間絶縁膜とパッド電極を覆う保護膜を形成し、光電変換素子に対向する位置に形成された第1開口とパッド電極に対向する位置に形成された第2開口を有するように保護膜の表面にレジストをパターニングし、第1開口および第2開口を通して保護膜に対して等方性エッチングを行うことを特徴とする固体撮像素子の製造方法が提供される。   According to one aspect of the present invention, an interlayer insulating film is formed on a surface of a silicon substrate on which a photoelectric conversion element is formed, a pad electrode is formed on the surface of the interlayer insulating film, and the protective film covers the interlayer insulating film and the pad electrode And patterning a resist on the surface of the protective film so as to have a first opening formed at a position facing the photoelectric conversion element and a second opening formed at a position facing the pad electrode, There is provided a method for manufacturing a solid-state imaging device, wherein isotropic etching is performed on the protective film through the second opening.

本発明によれば、固体撮像素子の製造工程数を抑えつつ、光の干渉を抑える段差形状を光の入射面に形成することができるという効果を奏する。   According to the present invention, there is an effect that a step shape that suppresses interference of light while suppressing the number of manufacturing steps of the solid-state imaging device can be formed on the light incident surface.

本発明の第1の実施の形態にかかる固体撮像素子の断面構成を示す図。1 is a diagram showing a cross-sectional configuration of a solid-state imaging element according to a first embodiment of the present invention. 第1凹み部による光の干渉の抑制について説明するための模式図。The schematic diagram for demonstrating suppression of the interference of the light by a 1st dent part. 固体撮像素子の製造工程を説明するための図。The figure for demonstrating the manufacturing process of a solid-state image sensor. 固体撮像素子の製造工程を説明するための図。The figure for demonstrating the manufacturing process of a solid-state image sensor. 固体撮像素子の製造工程を説明するための図。The figure for demonstrating the manufacturing process of a solid-state image sensor. 固体撮像素子の製造工程を説明するための図。The figure for demonstrating the manufacturing process of a solid-state image sensor. 固体撮像素子の製造工程を説明するための図。The figure for demonstrating the manufacturing process of a solid-state image sensor. 固体撮像素子の製造工程を説明するフローチャート。The flowchart explaining the manufacturing process of a solid-state image sensor. 固体撮像素子の一例としてのCCDイメージセンサの概略構成を示すブロック図。1 is a block diagram showing a schematic configuration of a CCD image sensor as an example of a solid-state image sensor.

以下に添付図面を参照して、本発明の実施の形態にかかる固体撮像素子を詳細に説明する。なお、この実施の形態により本発明が限定されるものではない。   Hereinafter, a solid-state imaging device according to an embodiment of the present invention will be described in detail with reference to the accompanying drawings. In addition, this invention is not limited by this embodiment.

(第1の実施の形態)
図1は、本発明の第1の実施の形態にかかる固体撮像素子の断面構成を示す図である。固体撮像素子1は、シリコン基板2、光電変換素子3、層間絶縁膜4、配線(第一層配線)6、パッド電極(第二層配線)8、保護膜10を有して構成される。
(First embodiment)
FIG. 1 is a diagram showing a cross-sectional configuration of the solid-state imaging device according to the first embodiment of the present invention. The solid-state imaging device 1 includes a silicon substrate 2, a photoelectric conversion element 3, an interlayer insulating film 4, a wiring (first layer wiring) 6, a pad electrode (second layer wiring) 8, and a protective film 10.

シリコン基板2の表面には、被写体からの光を信号電荷に変換させる光電変換素子3が形成される。光電変換素子3が形成されたシリコン基板2の表面は、層間絶縁膜4としての酸化シリコン(SiO)膜で覆われる。層間絶縁膜4の層内には、配線6が配設される。また、層間絶縁膜4の表面には、パッド電極8が配設される。配線6やパッド電極8には、例えばアルミニウムが用いられる。 On the surface of the silicon substrate 2, a photoelectric conversion element 3 that converts light from a subject into signal charges is formed. The surface of the silicon substrate 2 on which the photoelectric conversion element 3 is formed is covered with a silicon oxide (SiO 2 ) film as the interlayer insulating film 4. A wiring 6 is disposed in the layer of the interlayer insulating film 4. A pad electrode 8 is disposed on the surface of the interlayer insulating film 4. For the wiring 6 and the pad electrode 8, for example, aluminum is used.

層間絶縁膜4およびパッド電極8の表面は、保護膜10に覆われる。保護膜10には、例えば、酸化シリコン膜や窒化シリコン膜(Si)が用いられる。保護膜10には、第1凹み部12と第2凹み部14が形成される。第1凹み部12は、光の干渉を抑えるために形成される。第1凹み部12は、シリコン基板2に形成された光電変換素子3に対向する位置に形成される。これにより、第1凹み部12は、光電変換素子3に入射する光が透過する領域に形成されることとなる。第1凹み部12は、保護膜10を貫通し、層間絶縁膜4の一部を切り欠くように形成される。第1凹み部12は、少なくとも1の方向に曲率を有する形状に形成される。 The surfaces of the interlayer insulating film 4 and the pad electrode 8 are covered with the protective film 10. For example, a silicon oxide film or a silicon nitride film (Si 3 N 4 ) is used for the protective film 10. In the protective film 10, a first dent 12 and a second dent 14 are formed. The first dent 12 is formed to suppress light interference. The first dent 12 is formed at a position facing the photoelectric conversion element 3 formed on the silicon substrate 2. As a result, the first recess 12 is formed in a region through which light incident on the photoelectric conversion element 3 is transmitted. The first recess 12 is formed so as to penetrate the protective film 10 and cut out a part of the interlayer insulating film 4. The first recess 12 is formed in a shape having a curvature in at least one direction.

第2凹み部14は、保護膜10を貫通するように形成される。第2凹み部14は、パッド電極8に対向する位置に形成される。第2凹み部14は、保護膜10を貫通するように形成されており、パッド電極8が第2凹み部14から露出している。   The second recess 14 is formed so as to penetrate the protective film 10. The second recessed portion 14 is formed at a position facing the pad electrode 8. The second recess 14 is formed so as to penetrate the protective film 10, and the pad electrode 8 is exposed from the second recess 14.

図2は、第1凹み部12による光の干渉の抑制について説明するための模式図である。光電変換素子3に到達した被写体からの光の一部は、矢印16に示すように光電変換素子3で反射する。光電変換素子3で反射した光は、第1凹み部12の表面で再度反射する。第1凹み部12の表面で反射する光は、第1凹み部12の曲率形状により、矢印18に示す方向に進行する。したがって、第1凹み部12で反射した光は、再度光電変換素子3に入射しにくくなり、被写体からの光との干渉を抑えることができる。   FIG. 2 is a schematic diagram for explaining suppression of light interference by the first recess 12. A part of the light from the subject that has reached the photoelectric conversion element 3 is reflected by the photoelectric conversion element 3 as indicated by an arrow 16. The light reflected by the photoelectric conversion element 3 is reflected again by the surface of the first recess 12. The light reflected from the surface of the first recess 12 travels in the direction indicated by the arrow 18 due to the curvature of the first recess 12. Therefore, the light reflected by the first recess 12 is less likely to enter the photoelectric conversion element 3 again, and interference with light from the subject can be suppressed.

次に、固体撮像素子1の製造工程について説明する。図3〜図7は、固体撮像素子1の製造工程を説明するための図である。図8は、固体撮像素子1の製造工程を説明するフローチャートである。   Next, the manufacturing process of the solid-state imaging device 1 will be described. 3-7 is a figure for demonstrating the manufacturing process of the solid-state image sensor 1. FIG. FIG. 8 is a flowchart for explaining a manufacturing process of the solid-state imaging device 1.

まず、図3に示すようにシリコン基板2の表面に不純物層としての光電変換素子3を形成する(ステップS1)。次に、図4に示すように、シリコン基板2の表面を層間絶縁膜4で覆い、層間絶縁膜4の内部に配線6を配設し、層間絶縁膜4の表面にパッド電極8を配設する(ステップS2)。次に、図5に示すように、層間絶縁膜4とパッド電極8の表面を保護膜10で覆う(ステップS3)。次に、図6に示すように、保護膜10の表面にレジスト20を塗布する(ステップS4)。ここで、レジスト20は、第1開口20aおよび第2開口20bを有するようにパターニングされる。第1開口20aは、光電変換素子3に対向する位置に形成されており、次工程で固体撮像素子1に第1凹み部12を形成するために設けられる。第2開口20bは、パッド電極8に対向する位置に形成されており、次工程で固体撮像素子1に第2凹み部14を形成するために設けられる。   First, as shown in FIG. 3, the photoelectric conversion element 3 as an impurity layer is formed on the surface of the silicon substrate 2 (step S1). Next, as shown in FIG. 4, the surface of the silicon substrate 2 is covered with the interlayer insulating film 4, the wiring 6 is disposed inside the interlayer insulating film 4, and the pad electrode 8 is disposed on the surface of the interlayer insulating film 4. (Step S2). Next, as shown in FIG. 5, the surfaces of the interlayer insulating film 4 and the pad electrode 8 are covered with a protective film 10 (step S3). Next, as shown in FIG. 6, a resist 20 is applied to the surface of the protective film 10 (step S4). Here, the resist 20 is patterned so as to have the first opening 20a and the second opening 20b. The 1st opening 20a is formed in the position which opposes the photoelectric conversion element 3, and is provided in order to form the 1st dent part 12 in the solid-state image sensor 1 at the next process. The second opening 20b is formed at a position facing the pad electrode 8, and is provided for forming the second recess 14 in the solid-state imaging device 1 in the next step.

次に、レジスト20に形成された第1開口20aおよび第2開口20bを通して、等方性エッチングを行って保護膜10をエッチングする(ステップS5)。ここで、第1開口20aを通した等方性エッチングにより、保護膜10を貫通し、層間絶縁膜4もエッチングする。これにより、第1凹み部12は、保護膜10と層間絶縁膜4に渡って形成されることとなる。   Next, isotropic etching is performed through the first opening 20a and the second opening 20b formed in the resist 20 to etch the protective film 10 (step S5). Here, the interlayer insulating film 4 is also etched by penetrating the protective film 10 by isotropic etching through the first opening 20a. As a result, the first recess 12 is formed across the protective film 10 and the interlayer insulating film 4.

保護膜10は、略均一な厚みで形成されているため、上述のように第1開口20aを通した等方性エッチングで保護膜10を貫通させ、層間絶縁膜4もエッチングすれば、第2開口20b側でも保護膜10が確実に貫通され、パッド電極8をより確実に露出させることができる。これにより、パッド電極8の露出不良を抑えて、歩留まりの向上を図ることができる。なお、パッド電極8が露出されることで、パッド電極8を介した信号電荷の取出しが可能となる。次に、レジスト20を剥離することで(ステップS6)、図1に示すような第1凹み部12および第2凹み部14を備える固体撮像素子1を得ることができる。   Since the protective film 10 is formed with a substantially uniform thickness, if the protective film 10 is penetrated by isotropic etching through the first opening 20a as described above and the interlayer insulating film 4 is also etched, the second film is formed. The protective film 10 is reliably penetrated even on the opening 20b side, and the pad electrode 8 can be more reliably exposed. Thereby, the exposure failure of the pad electrode 8 can be suppressed and the yield can be improved. In addition, when the pad electrode 8 is exposed, signal charges can be taken out via the pad electrode 8. Next, by peeling off the resist 20 (step S6), the solid-state imaging device 1 including the first dent portion 12 and the second dent portion 14 as shown in FIG. 1 can be obtained.

以上説明したように、層間絶縁膜4とパッド電極8の表面を保護膜10で覆った後で、等方性エッチングを行うことで、パッド電極8を露出させる工程と、固体撮像素子1の光の入射面に段差形状(第1凹み部12)を形成する工程とを、1つの工程で行うことができる。これにより、製造工程数を抑えつつ、光の干渉を抑える段差形状を備えた固体撮像素子1の製造方法とすることができる。   As described above, after the surfaces of the interlayer insulating film 4 and the pad electrode 8 are covered with the protective film 10, the step of exposing the pad electrode 8 by performing isotropic etching and the light of the solid-state imaging device 1 are performed. The step of forming the step shape (the first dent 12) on the incident surface can be performed in one step. Thereby, it can be set as the manufacturing method of the solid-state image sensor 1 provided with the level | step difference shape which suppresses interference of light, suppressing the number of manufacturing processes.

図9は、固体撮像素子の一例としてのCCDイメージセンサ21の概略構成を示すブロック図である。CCDイメージセンサ21は、電荷転送手段としてのCCD(Charge Coupled Device)等を備えるとともに、複数の光電変換素子3を備える。光電変換素子3は、光を信号電荷に変換する。CCD22は、変換された信号電荷を光電変換素子3から読み出して増幅部24に転送する。増幅部24は、転送された信号電荷を信号電圧に変換して出力回路26に送る。出力回路26は、受け取った信号電圧を所定の出力先に出力する。図9では図示を省略しているが、CCDイメージセンサ21は、シリコン基板、層間絶縁膜、配線、パッド電極、保護膜も有している。このようなCCDイメージセンサ21の製造においても、第1の実施の形態で説明した製造工程を用いることで、光の干渉を抑えて、再現性の高い画像を得ることが可能となる。また、CCDイメージセンサ21の製造工程数を抑えて、製造コストの抑制を図ることもできる。   FIG. 9 is a block diagram illustrating a schematic configuration of a CCD image sensor 21 as an example of a solid-state imaging device. The CCD image sensor 21 includes a CCD (Charge Coupled Device) as a charge transfer unit and the like, and also includes a plurality of photoelectric conversion elements 3. The photoelectric conversion element 3 converts light into signal charges. The CCD 22 reads the converted signal charge from the photoelectric conversion element 3 and transfers it to the amplifier 24. The amplifying unit 24 converts the transferred signal charge into a signal voltage and sends the signal voltage to the output circuit 26. The output circuit 26 outputs the received signal voltage to a predetermined output destination. Although not shown in FIG. 9, the CCD image sensor 21 also includes a silicon substrate, an interlayer insulating film, wiring, pad electrodes, and a protective film. Also in the manufacture of such a CCD image sensor 21, by using the manufacturing process described in the first embodiment, it is possible to obtain a highly reproducible image while suppressing light interference. Further, the manufacturing cost can be reduced by reducing the number of manufacturing steps of the CCD image sensor 21.

1 固体撮像素子、2 シリコン基板、3 光電変換素子、4 層間絶縁膜、6 配線(第一層配線)、8 パッド電極(第二層配線)、10 保護膜、12 第1凹み部、14 第2凹み部
16,18 矢印、20 レジスト、20a 第1開口、20b 第2開口、21 CCDイメージセンサ、22 CCD、24 増幅部、26 出力回路。
DESCRIPTION OF SYMBOLS 1 Solid-state image sensor, 2 Silicon substrate, 3 Photoelectric conversion element, 4 Interlayer insulating film, 6 wiring (1st layer wiring), 8 pad electrode (2nd layer wiring), 10 protective film, 12 1st dent part, 14 1st 2 recessed portions 16, 18 arrows, 20 resist, 20a first opening, 20b second opening, 21 CCD image sensor, 22 CCD, 24 amplifying unit, 26 output circuit.

Claims (2)

光電変換素子が形成されたシリコン基板の表面に層間絶縁膜を形成し、
前記層間絶縁膜の層内のうち、前記光電変換素子に対向する領域の周囲に配線を配設し、
前記層間絶縁膜の表面にパッド電極を形成し、
前記層間絶縁膜と前記パッド電極を覆う保護膜を形成し、
前記光電変換素子に対向する位置に形成された第1開口と前記パッド電極に対向する位置に形成された第2開口を有するように前記保護膜の表面にレジストをパターニングし、
前記第1開口および前記第2開口を通して前記保護膜および前記層間絶縁膜に対して等方性エッチングを行い、前記配線と対向する領域を避けた位置に第1凹みを形成し、
前記第2開口を通して前記保護膜に対して等方性エッチングを行い、前記電極パッドを露出させる第2凹みを形成することを特徴とする固体撮像素子の製造方法。
An interlayer insulating film is formed on the surface of the silicon substrate on which the photoelectric conversion element is formed,
Wiring is disposed around a region facing the photoelectric conversion element in the interlayer insulating film,
Forming a pad electrode on the surface of the interlayer insulating film;
Forming a protective film covering the interlayer insulating film and the pad electrode;
Patterning a resist on the surface of the protective film so as to have a first opening formed at a position facing the photoelectric conversion element and a second opening formed at a position facing the pad electrode;
There row isotropic etching with respect to the protective film and the interlayer insulating film through said first opening and said second opening, a first recess formed at a position avoiding the wiring area opposite to,
A method of manufacturing a solid-state imaging device , wherein isotropic etching is performed on the protective film through the second opening to form a second recess exposing the electrode pad .
光電変換素子が表面に形成されたシリコン基板と、A silicon substrate having a photoelectric conversion element formed on the surface;
前記シリコン基板の表面を覆う層間絶縁膜と、An interlayer insulating film covering the surface of the silicon substrate;
前記層間絶縁膜の表面に形成されたパッド電極と、A pad electrode formed on the surface of the interlayer insulating film;
前記層間絶縁膜と前記パッド電極を覆う保護膜と、A protective film covering the interlayer insulating film and the pad electrode;
前記層間絶縁膜の層内のうち、前記光電変換素子に対向する領域の周囲に配設された配線と、Among the layers of the interlayer insulating film, wiring disposed around a region facing the photoelectric conversion element,
前記層間絶縁膜と前記保護膜のうち前記光電変換素子に対向する位置であって、前記配線と対向する領域を避けた位置に、前記保護膜から前記層間絶縁膜にかけて形成され、前記光電変換素子に向けた曲率を有する第1凹みと、The photoelectric conversion element is formed from the protective film to the interlayer insulating film at a position facing the photoelectric conversion element in the interlayer insulating film and the protective film and avoiding a region facing the wiring. A first dent having a curvature towards
前記保護膜のうち、前記パッド電極と対向する位置に形成されて、前記パッド電極を露出させる第2凹みと、を備えることを特徴とする固体撮像素子。A solid-state imaging device, comprising: a second recess formed in the protective film at a position facing the pad electrode and exposing the pad electrode.
JP2009247893A 2009-10-27 2009-10-28 Solid-state image sensor manufacturing method and solid-state image sensor Expired - Fee Related JP5404315B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2009247893A JP5404315B2 (en) 2009-10-28 2009-10-28 Solid-state image sensor manufacturing method and solid-state image sensor
US12/881,631 US8487394B2 (en) 2009-10-27 2010-09-14 Solid-state imaging device and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009247893A JP5404315B2 (en) 2009-10-28 2009-10-28 Solid-state image sensor manufacturing method and solid-state image sensor

Publications (2)

Publication Number Publication Date
JP2011096782A JP2011096782A (en) 2011-05-12
JP5404315B2 true JP5404315B2 (en) 2014-01-29

Family

ID=44113405

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009247893A Expired - Fee Related JP5404315B2 (en) 2009-10-27 2009-10-28 Solid-state image sensor manufacturing method and solid-state image sensor

Country Status (1)

Country Link
JP (1) JP5404315B2 (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06125068A (en) * 1992-10-14 1994-05-06 Mitsubishi Electric Corp Solid-state image sensing element
JP3447510B2 (en) * 1997-04-09 2003-09-16 Necエレクトロニクス株式会社 Solid-state imaging device, manufacturing method thereof, and solid-state imaging device
JP4162480B2 (en) * 2002-12-17 2008-10-08 富士フイルム株式会社 Solid-state imaging device and manufacturing method thereof
KR100731128B1 (en) * 2005-12-28 2007-06-22 동부일렉트로닉스 주식회사 Method for manufacturing cmos image sensor
JP2009200297A (en) * 2008-02-22 2009-09-03 Sharp Corp Aperture opening method of pad electrode, manufacturing method of solid-state imaging element, solid-state imaging element, and electronic information equipment
JP2009224361A (en) * 2008-03-13 2009-10-01 Panasonic Corp Solid state imaging apparatus and method of manufacturing the same

Also Published As

Publication number Publication date
JP2011096782A (en) 2011-05-12

Similar Documents

Publication Publication Date Title
JP5357441B2 (en) Method for manufacturing solid-state imaging device
JP4944399B2 (en) Solid-state imaging device
JP4457142B2 (en) Solid-state imaging device, camera module, and electronic information device
JP5104306B2 (en) Solid-state image sensor
JP2011124501A (en) Solid-state imaging apparatus and method of manufacturing the same
JP2007080941A (en) Solid state imaging device and its manufacturing method
JP2008053287A (en) Semiconductor device and its manufacturing method
US20100059840A1 (en) Cmos image sensor and method for manufacturing the same
JP4792799B2 (en) Solid-state imaging device and manufacturing method thereof
JP2011049503A5 (en)
JP5404315B2 (en) Solid-state image sensor manufacturing method and solid-state image sensor
JP2008227357A (en) Solid image pickup device and method for manufacturing the same
JP2006202865A (en) Solid-state image pickup device and its manufacturing method
JP2008147378A (en) Solid-state imaging device
JP2007305923A (en) Semiconductor element, and method of manufacturing semiconductor element
JP2010062437A (en) Solid-state imaging device and manufacturing method thereof
JP2004273791A (en) Solid state imaging device and its manufacturing method
JP2006351788A (en) Solid-state image pickup element and manufacturing method thereof
JP2010129786A (en) Method of manufacturing solid-state imaging apparatus, and electronic information apparatus
JP2007194359A (en) Solid state imaging element, and manufacturing method thereof
JP5651364B2 (en) Solid-state imaging device, manufacturing method thereof, and electronic information device
JP4449298B2 (en) Solid-state image sensor manufacturing method and solid-state image sensor
JP2018082098A (en) Solid-state imaging device, imaging system, and manufacturing method of solid-state imaging device
JP2009105146A (en) Solid-state imaging apparatus, and manufacturing method thereof
JP4715110B2 (en) Manufacturing method of solid-state imaging device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120214

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130415

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130423

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130612

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131008

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131029

LAPS Cancellation because of no payment of annual fees