JP5049763B2 - ネットワークタイマ管理方法及び装置 - Google Patents
ネットワークタイマ管理方法及び装置 Download PDFInfo
- Publication number
- JP5049763B2 JP5049763B2 JP2007327991A JP2007327991A JP5049763B2 JP 5049763 B2 JP5049763 B2 JP 5049763B2 JP 2007327991 A JP2007327991 A JP 2007327991A JP 2007327991 A JP2007327991 A JP 2007327991A JP 5049763 B2 JP5049763 B2 JP 5049763B2
- Authority
- JP
- Japan
- Prior art keywords
- timer
- cache
- timer information
- memory
- connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/28—Timers or timing mechanisms used in protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/4302—Content synchronisation processes, e.g. decoder synchronisation
- H04N21/4305—Synchronising client clock from received content stream, e.g. locking decoder clock with encoder clock, extraction of the PCR packets
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer And Data Communications (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007327991A JP5049763B2 (ja) | 2007-12-19 | 2007-12-19 | ネットワークタイマ管理方法及び装置 |
| US12/329,909 US8886815B2 (en) | 2007-12-19 | 2008-12-08 | Communication apparatus, timer control apparatus, and timer control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007327991A JP5049763B2 (ja) | 2007-12-19 | 2007-12-19 | ネットワークタイマ管理方法及び装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2009151498A JP2009151498A (ja) | 2009-07-09 |
| JP2009151498A5 JP2009151498A5 (enExample) | 2011-01-13 |
| JP5049763B2 true JP5049763B2 (ja) | 2012-10-17 |
Family
ID=40789975
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007327991A Expired - Fee Related JP5049763B2 (ja) | 2007-12-19 | 2007-12-19 | ネットワークタイマ管理方法及び装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US8886815B2 (enExample) |
| JP (1) | JP5049763B2 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5424856B2 (ja) * | 2009-12-22 | 2014-02-26 | キヤノン株式会社 | 画像形成装置及びその省電力制御方法とプログラム |
| US9465406B1 (en) * | 2013-10-30 | 2016-10-11 | Qlogic, Corporation | Timers and methods thereof for computing devices |
| US9563557B2 (en) | 2014-12-23 | 2017-02-07 | Intel Corporation | Instruction and logic for flush-on-fail operation |
| CA3146521A1 (en) * | 2021-02-02 | 2022-08-02 | The Boeing Company | System and method of timekeeping for a virtual machine having multiple virtual processing cores |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2833307B2 (ja) * | 1991-12-11 | 1998-12-09 | 株式会社日立製作所 | 通信制御システムにおけるタイマ制御方法 |
| US5577237A (en) * | 1995-01-23 | 1996-11-19 | Tandem Computers, Incorporated | Protocol timer and method of using same |
| US6389479B1 (en) * | 1997-10-14 | 2002-05-14 | Alacritech, Inc. | Intelligent network interface device and system for accelerated communication |
| US6182133B1 (en) * | 1998-02-06 | 2001-01-30 | Microsoft Corporation | Method and apparatus for display of information prefetching and cache status having variable visual indication based on a period of time since prefetching |
| JP2000105705A (ja) * | 1998-07-31 | 2000-04-11 | Nec Eng Ltd | タイマ管理方式 |
| JP3591420B2 (ja) * | 2000-04-07 | 2004-11-17 | 日本電気株式会社 | ルータにおけるキャッシュテーブル管理装置およびプログラム記録媒体 |
| JP3823040B2 (ja) * | 2001-10-12 | 2006-09-20 | インターナショナル・ビジネス・マシーンズ・コーポレーション | データ記憶装置、データ処理装置、書き込み要求の実行順序を最適化する方法、データ処理方法およびハード・ディスク・ドライブ |
| JP3834280B2 (ja) * | 2002-10-01 | 2006-10-18 | Necインフロンティア株式会社 | 端末装置、端末装置内の優先処理方法、およびプログラム |
| US7240090B2 (en) * | 2002-11-04 | 2007-07-03 | Hewlett-Packard Development Company, L.P. | Data queueing |
| US20040240388A1 (en) * | 2003-05-28 | 2004-12-02 | Lee Albion | System and method for dynamic assignment of timers in a network transport engine |
| US7552446B1 (en) * | 2003-12-31 | 2009-06-23 | Emc Corporation | Methods and apparatus for a timer event service infrastructure |
| US20050198007A1 (en) * | 2004-03-02 | 2005-09-08 | Tehuti Networks Ltd. | Method, system and algorithm for dynamically managing a connection context database |
| US7050940B2 (en) * | 2004-03-17 | 2006-05-23 | International Business Machines Corporation | Method and system for maintaining and examining timers for network connections |
| EP1885098B1 (en) * | 2006-08-04 | 2011-04-06 | Canon Kabushiki Kaisha | Communication apparatus and communication control method |
| JP5022691B2 (ja) * | 2006-12-12 | 2012-09-12 | キヤノン株式会社 | 通信装置、その制御方法及びプログラム |
-
2007
- 2007-12-19 JP JP2007327991A patent/JP5049763B2/ja not_active Expired - Fee Related
-
2008
- 2008-12-08 US US12/329,909 patent/US8886815B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US20090164651A1 (en) | 2009-06-25 |
| US8886815B2 (en) | 2014-11-11 |
| JP2009151498A (ja) | 2009-07-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2232370B1 (en) | Multithreaded processor with lock indicator | |
| CN110399235B (zh) | Tee系统中的多线程数据传输方法和装置 | |
| CN107291629B (zh) | 一种用于访问内存的方法和装置 | |
| CN104106061B (zh) | 多处理器数据处理系统以及其中的方法、高速缓存存储器和处理单元 | |
| US8095734B2 (en) | Managing cache line allocations for multiple issue processors | |
| JPH05324471A (ja) | キャッシュ制御装置 | |
| US9244851B2 (en) | Cache coherency protocol for allowing parallel data fetches and eviction to the same addressable index | |
| US10496550B2 (en) | Multi-port shared cache apparatus | |
| US10282310B2 (en) | Arithmetic processing device and control method thereof | |
| CN1320458C (zh) | 数据处理系统 | |
| JP5049763B2 (ja) | ネットワークタイマ管理方法及び装置 | |
| EP3379421A1 (en) | Method, apparatus, and chip for implementing mutually-exclusive operation of multiple threads | |
| CN101546293B (zh) | 缓存控制装置、信息处理装置和缓存控制方法 | |
| CN109753445A (zh) | 一种缓存访问方法、多级缓存系统及计算机系统 | |
| CN104049955A (zh) | Cache一致性多级流水线处理方法及装置 | |
| US8904102B2 (en) | Process identifier-based cache information transfer | |
| JP2012043031A (ja) | 共有キャッシュメモリ装置 | |
| CN109284176B (zh) | 中断响应方法、装置及计算机可读存储介质 | |
| JP4504134B2 (ja) | システム制御装置、投機フェッチ方法および情報処理装置 | |
| US8838909B2 (en) | Dynamic initial cache line coherency state assignment in multi-processor systems | |
| CA2832223C (en) | Multi-port shared cache apparatus | |
| CN120849146A (zh) | 基于节点感知的乐观自旋队列锁处理方法和装置 | |
| JP2020095464A (ja) | 演算処理装置及び演算処理装置の制御方法 | |
| CN102819506B (zh) | 一种基于双相关链的监听应答处理方法 | |
| CN114579478A (zh) | 一种5g网络多核处理报文的方法、电子设备及存储介质 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101122 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20101122 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120309 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120507 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120521 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120625 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120723 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150727 Year of fee payment: 3 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 5049763 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
| LAPS | Cancellation because of no payment of annual fees |