JP4990977B2 - 命令に応じた丸め処理の実行 - Google Patents

命令に応じた丸め処理の実行 Download PDF

Info

Publication number
JP4990977B2
JP4990977B2 JP2009528536A JP2009528536A JP4990977B2 JP 4990977 B2 JP4990977 B2 JP 4990977B2 JP 2009528536 A JP2009528536 A JP 2009528536A JP 2009528536 A JP2009528536 A JP 2009528536A JP 4990977 B2 JP4990977 B2 JP 4990977B2
Authority
JP
Japan
Prior art keywords
rounding
mode
value
instruction
operand
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2009528536A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010503935A (ja
Inventor
ゾハール，ローネン
ストーリー，シェイン
Original Assignee
インテル コーポレイション
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by インテル コーポレイション filed Critical インテル コーポレイション
Publication of JP2010503935A publication Critical patent/JP2010503935A/ja
Application granted granted Critical
Publication of JP4990977B2 publication Critical patent/JP4990977B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30025—Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30185—Instruction operation extension or modification according to one or more bits in the instruction, e.g. prefix, sub-opcode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control
    • G06F7/49947—Rounding

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Computing Systems (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Nonlinear Science (AREA)
  • Executing Machine-Instructions (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
JP2009528536A 2006-09-22 2007-09-21 命令に応じた丸め処理の実行 Active JP4990977B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/525,420 2006-09-22
US11/525,420 US9223751B2 (en) 2006-09-22 2006-09-22 Performing rounding operations responsive to an instruction
PCT/US2007/079233 WO2008036944A1 (en) 2006-09-22 2007-09-21 Performing rounding operations responsive to an instruction

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2011263344A Division JP5475746B2 (ja) 2006-09-22 2011-12-01 命令に応じた丸め処理の実行

Publications (2)

Publication Number Publication Date
JP2010503935A JP2010503935A (ja) 2010-02-04
JP4990977B2 true JP4990977B2 (ja) 2012-08-01

Family

ID=39200854

Family Applications (6)

Application Number Title Priority Date Filing Date
JP2009528536A Active JP4990977B2 (ja) 2006-09-22 2007-09-21 命令に応じた丸め処理の実行
JP2011263344A Active JP5475746B2 (ja) 2006-09-22 2011-12-01 命令に応じた丸め処理の実行
JP2014021474A Expired - Fee Related JP5851536B2 (ja) 2006-09-22 2014-02-06 命令に応じた丸め処理の実行
JP2015235721A Active JP6162203B2 (ja) 2006-09-22 2015-12-02 命令に応じた丸め処理の実行
JP2017087793A Active JP6333439B2 (ja) 2006-09-22 2017-04-27 命令に応じた丸め処理の実行
JP2018082706A Active JP6487097B2 (ja) 2006-09-22 2018-04-24 命令に応じた丸め処理の実行

Family Applications After (5)

Application Number Title Priority Date Filing Date
JP2011263344A Active JP5475746B2 (ja) 2006-09-22 2011-12-01 命令に応じた丸め処理の実行
JP2014021474A Expired - Fee Related JP5851536B2 (ja) 2006-09-22 2014-02-06 命令に応じた丸め処理の実行
JP2015235721A Active JP6162203B2 (ja) 2006-09-22 2015-12-02 命令に応じた丸め処理の実行
JP2017087793A Active JP6333439B2 (ja) 2006-09-22 2017-04-27 命令に応じた丸め処理の実行
JP2018082706A Active JP6487097B2 (ja) 2006-09-22 2018-04-24 命令に応じた丸め処理の実行

Country Status (7)

Country Link
US (11) US9223751B2 (enExample)
JP (6) JP4990977B2 (enExample)
KR (1) KR100947138B1 (enExample)
CN (6) CN109871235A (enExample)
DE (1) DE112007001989B4 (enExample)
RU (2) RU2447484C1 (enExample)
WO (1) WO2008036944A1 (enExample)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9223751B2 (en) 2006-09-22 2015-12-29 Intel Corporation Performing rounding operations responsive to an instruction
US8327120B2 (en) * 2007-12-29 2012-12-04 Intel Corporation Instructions with floating point control override
US8046400B2 (en) 2008-04-10 2011-10-25 Via Technologies, Inc. Apparatus and method for optimizing the performance of x87 floating point addition instructions in a microprocessor
CN101930354B (zh) * 2009-07-28 2014-03-12 威盛电子股份有限公司 微处理器及其执行指令的方法
US8407271B2 (en) * 2009-08-28 2013-03-26 Advanced Micro Devices, Inc. Method for floating point round to integer operation
US8914430B2 (en) 2010-09-24 2014-12-16 Intel Corporation Multiply add functional unit capable of executing scale, round, GETEXP, round, GETMANT, reduce, range and class instructions
JP5739055B2 (ja) * 2011-04-01 2015-06-24 インテル コーポレイション ベクトルフレンドリ命令フォーマット及びその実行
WO2013095535A1 (en) * 2011-12-22 2013-06-27 Intel Corporation Floating point rounding processors, methods, systems, and instructions
CN107092466B (zh) * 2011-12-29 2020-12-08 英特尔公司 用于控制mxcsr的方法及装置
CN104145245B (zh) * 2011-12-30 2018-01-23 英特尔公司 浮点舍入量确定处理器、方法、系统和指令
KR101835494B1 (ko) * 2013-11-27 2018-03-08 인텔 코포레이션 프로세서의 버퍼의 자율 제어
US10019230B2 (en) * 2014-07-02 2018-07-10 Via Alliance Semiconductor Co., Ltd Calculation control indicator cache
US9817661B2 (en) * 2015-10-07 2017-11-14 Arm Limited Floating point number rounding
CN106528047B (zh) * 2015-10-08 2019-04-09 上海兆芯集成电路有限公司 一种处理器、神经网络单元及其运作方法
US20170177336A1 (en) * 2015-12-22 2017-06-22 Intel Corporation Hardware cancellation monitor for floating point operations
US9996319B2 (en) * 2015-12-23 2018-06-12 Intel Corporation Floating point (FP) add low instructions functional unit
US20180173527A1 (en) * 2016-12-15 2018-06-21 Optimum Semiconductor Technologies, Inc. Floating point instruction format with embedded rounding rule
US10379851B2 (en) 2017-06-23 2019-08-13 International Business Machines Corporation Fine-grained management of exception enablement of floating point controls
US10740067B2 (en) 2017-06-23 2020-08-11 International Business Machines Corporation Selective updating of floating point controls
US10684852B2 (en) 2017-06-23 2020-06-16 International Business Machines Corporation Employing prefixes to control floating point operations
US10310814B2 (en) 2017-06-23 2019-06-04 International Business Machines Corporation Read and set floating point control register instruction
US10514913B2 (en) 2017-06-23 2019-12-24 International Business Machines Corporation Compiler controls for program regions
US10481908B2 (en) 2017-06-23 2019-11-19 International Business Machines Corporation Predicted null updated
US10725739B2 (en) 2017-06-23 2020-07-28 International Business Machines Corporation Compiler controls for program language constructs
US11010132B2 (en) 2018-09-28 2021-05-18 Tenstorrent Inc. Processing core with data associative adaptive rounding
US11366663B2 (en) 2018-11-09 2022-06-21 Intel Corporation Systems and methods for performing 16-bit floating-point vector dot product instructions
US11372643B2 (en) 2018-11-09 2022-06-28 Intel Corporation Systems and methods for performing instructions to convert to 16-bit floating-point format
US10908878B2 (en) * 2018-11-26 2021-02-02 Nvidia Corporation Dynamic directional rounding
US11099853B2 (en) * 2019-02-15 2021-08-24 International Business Machines Corporation Digit validation check control in instruction execution
CN110134436B (zh) * 2019-05-05 2021-03-02 飞依诺科技(苏州)有限公司 超声数据打包处理方法及系统
US11327923B2 (en) 2019-09-04 2022-05-10 SambaNova Systems, Inc. Sigmoid function in hardware and a reconfigurable data processor including same
US11327713B2 (en) 2019-10-01 2022-05-10 SambaNova Systems, Inc. Computation units for functions based on lookup tables
US11328038B2 (en) 2019-11-25 2022-05-10 SambaNova Systems, Inc. Computational units for batch normalization
US11150872B2 (en) * 2019-12-17 2021-10-19 SambaNova Systems, Inc. Computational units for element approximation
DE102020134172A1 (de) * 2019-12-19 2021-06-24 Marvell Asia Pte, Ltd. System und verfahren zur behandlung von gleitkomma-hardwareausnahmen
CN113031914B (zh) * 2019-12-24 2023-05-16 龙芯中科技术股份有限公司 浮点舍入模式的控制方法、装置、设备及存储介质
US11836629B2 (en) 2020-01-15 2023-12-05 SambaNova Systems, Inc. Computationally efficient softmax loss gradient backpropagation
US11809908B2 (en) 2020-07-07 2023-11-07 SambaNova Systems, Inc. Runtime virtualization of reconfigurable data flow resources
US11782729B2 (en) 2020-08-18 2023-10-10 SambaNova Systems, Inc. Runtime patching of configuration files
JP7607476B2 (ja) * 2021-03-10 2024-12-27 キヤノン株式会社 情報処理システム及びその制御方法、プログラム
US12353878B2 (en) * 2021-06-26 2025-07-08 Intel Corporation Apparatuses, methods, and systems for instructions for matrix multiplication instructions

Family Cites Families (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56135236A (en) * 1980-03-24 1981-10-22 Casio Comput Co Ltd Numeric data displaying system
JPH0469734A (ja) * 1990-07-11 1992-03-04 Toshiba Corp 浮動小数点加減算のアンダーフロー例外発生予測回路
RU2018921C1 (ru) * 1992-06-19 1994-08-30 Институт точной механики и вычислительной техники им.С.А.Лебедева РАН Устройство для нормализации и округления вещественных чисел
US5450607A (en) 1993-05-17 1995-09-12 Mips Technologies Inc. Unified floating point and integer datapath for a RISC processor
US5516658A (en) * 1993-08-20 1996-05-14 Immunex Corporation DNA encoding cytokines that bind the cell surface receptor hek
US5404324A (en) * 1993-11-01 1995-04-04 Hewlett-Packard Company Methods and apparatus for performing division and square root computations in a computer
US5487022A (en) 1994-03-08 1996-01-23 Texas Instruments Incorporated Normalization method for floating point numbers
EP0685794A1 (en) * 1994-06-01 1995-12-06 Advanced Micro Devices, Inc. System for generating floating point test vectors
US5631859A (en) * 1994-10-27 1997-05-20 Hewlett-Packard Company Floating point arithmetic unit having logic for quad precision arithmetic
US5696709A (en) * 1995-03-31 1997-12-09 International Business Machines Corporation Program controlled rounding modes
US5812439A (en) * 1995-10-10 1998-09-22 Microunity Systems Engineering, Inc. Technique of incorporating floating point information into processor instructions
JPH09128217A (ja) * 1995-10-31 1997-05-16 Hitachi Ltd 丸め処理回路
US5886915A (en) * 1995-11-13 1999-03-23 Intel Corporation Method and apparatus for trading performance for precision when processing denormal numbers in a computer system
US6012139A (en) * 1996-01-31 2000-01-04 Hitachi Micro Systems, Inc. Microprocessor including floating point unit with 16-bit fixed length instruction set
US6128726A (en) * 1996-06-04 2000-10-03 Sigma Designs, Inc. Accurate high speed digital signal processor
US6058465A (en) * 1996-08-19 2000-05-02 Nguyen; Le Trong Single-instruction-multiple-data processing in a multimedia signal processor
US5838984A (en) * 1996-08-19 1998-11-17 Samsung Electronics Co., Ltd. Single-instruction-multiple-data processing using multiple banks of vector registers
US5782304A (en) 1996-11-26 1998-07-21 Garcia-Soule; Virgilio Normally closed retainer valve with fail-safe pump through capability
US6058410A (en) * 1996-12-02 2000-05-02 Intel Corporation Method and apparatus for selecting a rounding mode for a numeric operation
JPH10187416A (ja) 1996-12-20 1998-07-21 Nec Corp 浮動小数点演算装置
US6233672B1 (en) * 1997-03-06 2001-05-15 Advanced Micro Devices, Inc. Piping rounding mode bits with floating point instructions to eliminate serialization
US5864703A (en) * 1997-10-09 1999-01-26 Mips Technologies, Inc. Method for providing extended precision in SIMD vector arithmetic operations
US6055555A (en) 1997-12-29 2000-04-25 Intel Corporation Interface for performing parallel arithmetic and round operations
US6044454A (en) 1998-02-19 2000-03-28 International Business Machines Corporation IEEE compliant floating point unit
US6292815B1 (en) 1998-04-30 2001-09-18 Intel Corporation Data conversion between floating point packed format and integer scalar format
US6282634B1 (en) 1998-05-27 2001-08-28 Arm Limited Apparatus and method for processing data having a mixed vector/scalar register file
JP2000010762A (ja) * 1998-06-19 2000-01-14 Mitsubishi Electric Corp 浮動小数点演算装置
US7346643B1 (en) 1999-07-30 2008-03-18 Mips Technologies, Inc. Processor with improved accuracy for multiply-add operations
JP2001236206A (ja) 1999-10-01 2001-08-31 Hitachi Ltd データのロード方法及びその記憶方法、データワードのロード方法及びその記憶方法、並びに、浮動小数点数の比較方法
US6571265B1 (en) * 1999-10-29 2003-05-27 Intel Corporation Mechanism to detect IEEE underflow exceptions on speculative floating-point operations
US6820106B1 (en) * 2000-06-27 2004-11-16 Intel Corporation Method and apparatus for improving the performance of a floating point multiplier accumulator
US6879992B2 (en) 2000-12-27 2005-04-12 Intel Corporation System and method to efficiently round real numbers
US6996591B2 (en) 2000-12-27 2006-02-07 Intel Corporation System and method to efficiently approximate the term 2x
US6889242B1 (en) * 2001-06-29 2005-05-03 Koninklijke Philips Electronics N.V. Rounding operations in computer processor
WO2003038092A1 (en) * 2001-11-01 2003-05-08 Sympore Gmbh Method for identifying transport proteins
US7120755B2 (en) * 2002-01-02 2006-10-10 Intel Corporation Transfer of cache lines on-chip between processing cores in a multi-core system
US7529912B2 (en) 2002-02-12 2009-05-05 Via Technologies, Inc. Apparatus and method for instruction-level specification of floating point format
JP2004171234A (ja) 2002-11-19 2004-06-17 Toshiba Corp マルチプロセッサシステムにおけるタスク割り付け方法、タスク割り付けプログラム及びマルチプロセッサシステム
CN1503160A (zh) 2002-11-20 2004-06-09 英业达股份有限公司 计算机可执行的电子书阅读界面的自动排版方法
US7523152B2 (en) * 2002-12-26 2009-04-21 Intel Corporation Methods for supporting extended precision integer divide macroinstructions in a processor
US7290023B2 (en) 2003-11-20 2007-10-30 International Business Machines Corporation High performance implementation of exponent adjustment in a floating point design
US7380240B2 (en) 2003-12-23 2008-05-27 Intel Corporation Apparatus and methods to avoid floating point control instructions in floating point to integer conversion
JP4477959B2 (ja) * 2004-07-26 2010-06-09 独立行政法人理化学研究所 ブロードキャスト型並列処理のための演算処理装置
US20060095714A1 (en) * 2004-11-03 2006-05-04 Stexar Corporation Clip instruction for processor
US7447725B2 (en) * 2004-11-05 2008-11-04 International Business Machines Corporation Apparatus for controlling rounding modes in single instruction multiple data (SIMD) floating-point units
US9223751B2 (en) * 2006-09-22 2015-12-29 Intel Corporation Performing rounding operations responsive to an instruction

Also Published As

Publication number Publication date
US20160139918A1 (en) 2016-05-19
US20210216314A1 (en) 2021-07-15
CN103593165A (zh) 2014-02-19
JP2016058098A (ja) 2016-04-21
CN101882064A (zh) 2010-11-10
US9286267B2 (en) 2016-03-15
CN101149674A (zh) 2008-03-26
JP6333439B2 (ja) 2018-05-30
US20170322803A1 (en) 2017-11-09
US20170220347A1 (en) 2017-08-03
US10108416B2 (en) 2018-10-23
RU2009115188A (ru) 2010-10-27
US10067761B2 (en) 2018-09-04
CN103593165B (zh) 2017-10-24
CN109871235A (zh) 2019-06-11
CN105573715A (zh) 2016-05-11
US20170322805A1 (en) 2017-11-09
US20170220349A1 (en) 2017-08-03
KR100947138B1 (ko) 2010-03-12
JP6162203B2 (ja) 2017-07-12
US20170220348A1 (en) 2017-08-03
DE112007001989T5 (de) 2009-06-18
JP5475746B2 (ja) 2014-04-16
US20130191433A1 (en) 2013-07-25
RU2447484C1 (ru) 2012-04-10
CN110471643A (zh) 2019-11-19
DE112007001989B4 (de) 2019-04-18
JP2017157225A (ja) 2017-09-07
CN101882064B (zh) 2013-11-06
JP2014123390A (ja) 2014-07-03
JP5851536B2 (ja) 2016-02-03
JP2018139134A (ja) 2018-09-06
JP6487097B2 (ja) 2019-03-20
WO2008036944A1 (en) 2008-03-27
CN105573715B (zh) 2019-09-13
US10114640B2 (en) 2018-10-30
US20170322802A1 (en) 2017-11-09
RU2011102731A (ru) 2012-03-20
JP2012043479A (ja) 2012-03-01
US20170322804A1 (en) 2017-11-09
US10114641B2 (en) 2018-10-30
US9223751B2 (en) 2015-12-29
RU2420790C2 (ru) 2011-06-10
JP2010503935A (ja) 2010-02-04
US20080077779A1 (en) 2008-03-27
KR20080027454A (ko) 2008-03-27

Similar Documents

Publication Publication Date Title
JP6487097B2 (ja) 命令に応じた丸め処理の実行
CN107077416B (zh) 用于以选择性舍入模式进行向量处理的装置和方法
JP6744913B2 (ja) 浮動小数点数の丸め処理
US9608662B2 (en) Apparatus and method for converting floating-point operand into a value having a different format
US7949696B2 (en) Floating-point number arithmetic circuit for handling immediate values
CN110036368A (zh) 用于执行算术运算以累加浮点数的装置及方法
JP2004213622A (ja) 固定小数点表示と浮動小数点表示との間で数を変換するデータ処理装置および方法
CN103988170A (zh) 用于将浮点值四舍五入为整数浮点值的装置和方法

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101207

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110304

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110809

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111201

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20111209

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120228

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120306

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120403

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120502

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4990977

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150511

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250