JP4976569B1 - Amusement stand - Google Patents

Abstract

The present invention provides a game stand capable of performing stable game control while making it possible to enhance the interest of the game.
The storage means of the gaming table includes at least a ROM for storing a program executed by a CPU and a RAM capable of temporarily storing data used when the CPU performs game control. Further, before starting the game control, the CPU sets a specific value indicating an upper address among the head addresses of the RAM in the specific register.
[Selection] Figure 9

Description

  The present invention relates to a game machine represented by a spinning machine (slot machine) and a ball game machine (pachinko machine).

Conventional game machines (for example, slot machines, pachinko machines) are configured so that a player can obtain a predetermined profit by stopping and displaying a predetermined combination of symbols along an effective winning line of a symbol display unit. Or by allowing a game ball to enter a predetermined prize opening provided in the game area, so that the player can obtain a predetermined profit.
In such a game stand, game control tends to be complicated because the player is bored if the interest of the game is not enhanced. In addition, game control may become unstable due to various factors such as illegal acts by players, disturbances such as electrostatic noise, and coding errors in the program. In order to solve such problems, reset reception There has been proposed a game machine that randomizes the time from software startup to software startup (see, for example, Patent Document 1).

JP 2009-34162 A

  However, although the gaming machine described in Patent Document 1 can effectively prevent fraud at power-on, other timings and factors are further improved and the game is more interesting. A stand is desired.

  The present invention has been made to solve such a conventional problem, and provides a game table capable of performing stable game control while making it possible to enhance the interest of the game. Objective.

  The present invention is a gaming machine comprising a CPU for performing game control centered on the progress of a game and a storage means for storing data used for the game control, wherein the storage means is executed by the CPU. A ROM for storing a program; and a RAM capable of temporarily storing data used when the CPU performs the game control. The CPU may start the RAM before starting the game control. Of these, a specific value indicating a higher address is set in a specific register.

  According to the gaming machine according to the present invention, it is possible to perform stable game control while making it possible to enhance the interest of the game.

It is the external appearance perspective view which looked at the pachinko machine from the front side (player side). It is the external view which looked at the pachinko machine from the back side. It is the schematic front view which looked at the game board from the front. The circuit block diagram of a control part is shown. (A) An example of the stop symbol form of the special figure is shown. (B) An example of a stop symbol form of a decorative symbol is shown. (C) An example of a usual stop display symbol is shown. FIG. 3 is a diagram showing only a main part of a basic circuit 302 extracted from a main control part 300. (A) It is the figure which showed the memory map of CPU304. (B) It is the figure which showed the detail of the RWM area | region of the memory map shown to (a). (C) It is the figure which showed the I / O map of CPU304. It is the figure which showed the example which allocated I / O space to a part of RWM area | region. It is a flowchart which shows the flow of the initialization process. It is a flowchart which shows the flow of a main control part main process. (A) It is a flowchart which shows the flow of the T-registration check process performed by the initial setting 1. FIG. (B) It is an example of the program list of T cash register check processing. (A) It is a flowchart which shows the flow of the T cash register check process which concerns on a modification. (B) It is an example of the program list of the T cash register check process concerning a modification. It is the figure which extracted and showed only the LD command from the program list of FIG.11 (b). It is a flowchart which shows the flow of a main control part timer interruption process. (A) It is a flowchart of the main process which CPU of a 1st sub control part performs. (B) It is a flowchart of the command reception interruption process of a 1st sub control part. (C) It is a flowchart of the timer interruption process of a 1st sub control part. (D) It is a flowchart of the image control process of a 1st sub control part. (A) It is a flowchart of the main process which CPU504 of the 2nd sub control part 500 performs. (B) It is a flowchart of the command reception interruption process of the 2nd sub control part 500. FIG. (C) It is a flowchart of the timer interruption process of the 2nd sub control part 500. FIG. 6 is a diagram illustrating an example of data stored in a ROM 306. FIG. 3 is a diagram illustrating an example of a configuration of instruction data of a main control unit 300. FIG. (A) It is the figure which showed the high-order bit and the low-order bit of the instruction data of the main control part 300. (B) It is the figure which showed an example of the instruction data table. An example of the movement of the address by the CALL instruction is shown conceptually. It is the figure which showed an example of the command data and supplementary data of a CALL command. (A) It is the figure which showed an example of the structure of the EXESUB instruction. FIG. 20B is a diagram showing an instruction data table in which an EXESUB instruction is assigned to the empty area in FIG. It is the figure which showed notionally an example of the movement of the address by an EXESUB instruction. It shows an example of calling of the top address of a subroutine by the EXESUB instruction. It is the figure which showed an example of the instruction data and the supplementary data of the EXESUB instruction. It is the program list which showed an example of the control program of the main control part timer interruption process. It is the figure which showed the case where the ROM area was comprised so that the ROM control area in which the control program data was memorize | stored might become larger than the area | region which can be called by the EXESUB instruction. (A) (b) It is the figure which showed an example at the time of expanding the area | region of the top address of the subroutine which can be called by the EXESUB instruction (EXESUBmn). (A) A part of the control program of the special figure 2 state update process and the special figure 1 state update process is extracted. (B) A part of the control program for the normal state update process is extracted. (C) A part of a conventional memory read process is extracted. (D) It is the figure which showed a part of variable area | region provided in RAM area (RWM area | region). (E) A part of the memory read processing according to the present embodiment is extracted. It is the figure which compared the machine language of the conventional memory reading process shown in FIG.29 (c), and the machine language of the memory reading process which concerns on this embodiment shown in FIG.29 (e). It is a flowchart which shows the flow of a special figure 1 related lottery process. (A) It is the figure which showed an example of the table for table selection. (B) It is the figure which showed an example of the 1st fluctuation pattern selection table. (C) It is the figure which showed an example of the 2nd fluctuation pattern selection table. (D) It is the figure which showed the reservation number storage area, the random number 1 storage area, and the random number 2 storage area which are provided in the storage area of the RAM 308 corresponding to the addresses 7E40H to 7E42H of the RWM area. 3 is an example of a program list showing a part of a definition of a data table stored in a ROM 306 of the main control unit 300 and a part of a definition of a variable storage area provided in a RAM 308. It is a flowchart which shows the flow of a special symbol fluctuation | variation time lottery process. It is an example of a program list of special symbol variation time lottery processing. It is the figure which showed a part of command with which the control part 300 (CPU304) is provided, and its description. (A) It is the figure which showed the high-order bit and the low-order bit of the instruction data of the main control part 300. (B) It is the figure which showed an example of the instruction data table. It is the figure which showed the modification of the table for table selection, the 1st fluctuation pattern selection table, and the 2nd fluctuation pattern selection table. It is a flowchart which shows the flow of the special symbol fluctuation | variation time lottery process which concerns on a modification. (A) It is the figure which showed an example of the initial setting data table memorize | stored in ROM306. (B) It is the figure which showed a part of storage area of RAM308 after the initialization process. (C) It is a flowchart which shows the flow of an initial setting process. It is an example of the program list of an initialization process. FIG. 3 is an external perspective view of the slot machine as viewed from the front side (player side). It is a front view showing the slot machine in a state where the front door is opened. The circuit block diagram of a control part is shown. (A) It is the figure which expanded and showed the arrangement | sequence of the symbol given to each reel (left reel, middle reel, right reel) planarly. (B) It is the figure which showed the kind of winning combination (including an operating combination), the symbol combination corresponding to each winning combination, and the operation or payout of each winning combination. It is a flowchart which shows the flow of a main control part main process. It is a flowchart which shows the flow of a main control part timer interruption process. (A) It is a flowchart of the main process which CPU1404 of a 1st sub control part performs. (B) It is a flowchart of the command reception interruption process of a 1st sub control part. (C) It is a flowchart of the timer interruption process of a 1st sub control part. (A) It is a flowchart of the main process which CPU1504 of a 2nd sub control part performs. (B) It is a flowchart of the command reception interruption process of a 2nd sub control part. (C) It is a flowchart of the timer interruption process of a 2nd sub control part. (D) It is a flowchart of the image control process of a 2nd sub control part. It is the figure which showed the other example of application of this invention.

<Embodiment 1>
Hereinafter, the gaming machine (pachinko machine 100) according to Embodiment 1 of the present invention will be described in detail with reference to the drawings.

<Overall configuration>
First, the overall configuration of the pachinko machine 100 according to the first embodiment of the present invention will be described with reference to FIG. In addition, the figure is the external appearance perspective view which looked at the pachinko machine 100 from the front side (player side).

  As an external structure, the pachinko machine 100 includes an outer frame 102, a main body 104, a front frame door 106, a door 108 with a ball storage tray, a launching device 110, and a game board 200 on the front surface.

  The outer frame 102 is a wooden frame member having a vertical rectangular shape for fixing to an installation location (island facilities or the like) provided in a gaming machine installation sales shop. The main body 104 is referred to as an inner frame, and is a member that is provided inside the outer frame 102 and serves as a longitudinal rectangular gaming machine base body that is rotatably attached to the outer frame 102 via a hinge portion 112. The main body 104 is formed in a frame shape and has a space 114 inside. In addition, when the main body 104 is opened, an inner frame opening sensor (not shown) that detects the opening of the main body 104 is provided.

  The front frame door 106 is attached to the front surface of the main body 104 on the front side of the pachinko machine 100 so as to be openable and closable with a lock function, and is configured in a frame shape so that the inside Is a door member having an opening. The front frame door 106 is provided with a transparent plate member 118 made of glass or resin at the opening, and a speaker 120 and a frame lamp 122 are attached to the front side. A game area 124 is defined by the rear surface of the front frame door 106 and the front surface of the game board 200. Further, a front frame door opening sensor (not shown) that detects opening of the front frame door 106 when the front frame door 106 is opened is provided.

  The door 108 with a ball storage tray is a door member attached to the lower side of the main body 104 on the front surface of the pachinko machine 100 so as to have a lock function and be openable and closable. The ball storage tray-equipped door 108 is capable of storing a plurality of game balls (hereinafter simply referred to as “balls”), and an upper plate 126 provided with a passage for guiding the game balls to the launching device 110. A lower plate 128 that stores game balls that cannot be stored in the upper plate 126, a ball removal button 130 that discharges the game balls stored in the upper plate 126 to the lower plate 128 by the player's operation, A ball discharge lever 132 that discharges game balls stored in the lower plate 128 to a game ball collection container (common name, dollar box) by operation, and a game ball guided to the launching device 110 by operation of the player 200 ball launching handles 134 for launching into the game area 124, chance buttons 136 for changing the effects of the various effects devices 206 by the player's operation, and the chance button 136 to emit light. Sub button lamp 138, ball lending operation button 140 for instructing ball lending to a card unit (CR unit) installed in the game store, and return operation button for instructing the card unit to return the player's balance 142, and a ball rental display unit 144 for displaying the balance of the player and the state of the card unit. In addition, a lower plate full tank sensor (not shown) that detects that the lower plate 128 is full is provided.

  The launching device 110 is attached to the lower side of the main body 104, and a launching rod 146 that rotates when the ball launching handle 134 is operated by the player, and a launching rod 148 that strikes the game ball at the tip of the launching rod 146. .

  The game board 200 has a game area 124 on the front surface, and is detachably attached to the main body 104 using a predetermined fixing member so as to face the space 114 of the main body 104. The game area 124 can be observed from the opening after the game board 200 is mounted on the main body 104.

  FIG. 2 is an external view of the pachinko machine 100 of FIG. 1 viewed from the back side. The upper part of the back surface of the pachinko machine 100 has an opening that opens upward, a ball tank 150 for temporarily storing game balls, and a lower part of the ball tank 150 that is positioned below the ball tank 150. A tank rail 154 is provided for guiding a ball passing through the formed communication hole and dropping to the dispensing device 152 located on the right side of the back surface.

  The payout device 152 is formed of a cylindrical member, and includes a payout motor, a sprocket, and a payout sensor (not shown) inside. The sprocket is configured to be rotatable by a payout motor. The sprocket that temporarily passes through the tank rail 154 and flows down into the payout device 152 is temporarily retained, and the payout motor is driven to rotate by a predetermined angle. Thus, the temporarily accumulated game balls are sent one by one downward to the payout device 152.

  The payout sensor is a sensor for detecting the passage of the game ball sent out by the sprocket. When the game ball is passing, either a high signal or a low signal is passed. Either the high signal or the low signal is output to the dispensing control unit 600. The game ball that has passed through the payout sensor passes through a ball rail (not shown) and reaches the upper plate 126 disposed on the front side of the pachinko machine 100. The pachinko machine 100 has this configuration. To pay out the ball to the player.

  On the left side of the payout device 152 in the figure, a main board case 158 that houses the main board 156 that constitutes the main control section 300 that performs control processing for the entire game, and control related to effects based on the processing information generated by the main control section 300 The first sub-board case 162 that houses the first sub-board 160 that constitutes the first sub-control unit 400 that performs processing, and the second sub-board that performs control processing related to effects based on the processing information generated by the first sub-control unit 400. An error release switch that constitutes a second sub-board case 166 that houses the second sub-board 164 that constitutes the control unit 500, a payout control unit 600 that performs control processing related to the payout of game balls, and that releases an error by the operation of a game clerk Discharge board case 172 storing the payout board 170 having 168, launch base constituting the launch control unit 630 that performs control processing relating to the launch of the game ball A launch board case 176 that houses 174, a power control unit 660 that supplies power to various electrical gaming machines, and a power switch 178 that turns the power on and off by the operation of a game store clerk and an RWM clear by being operated when the power is turned on A power board case 184 that houses a power board 182 that includes an RWM clear switch 180 that outputs a signal to the main controller 300, and a CR interface 186 that transmits and receives signals between the payout controller 600 and the card unit are provided. ing.

  FIG. 3 is a schematic front view of the game board 200 as viewed from the front. In the game board 200, an outer rail 202 and an inner rail 204 are arranged, and a game area 124 in which a game ball can roll is defined.

  An effect device 206 is disposed in the approximate center of the game area 124. The effect device 206 is provided with a decorative symbol display device 208 substantially in the center, and around the normal symbol display device 210, the first special symbol display device 212, the second special symbol display device 214, and the ordinary device. A symbol holding lamp 216, a first special symbol holding lamp 218, a second special symbol holding lamp 220, and a high-probability medium lamp 222 are provided. Hereinafter, the normal symbol may be referred to as “general symbol” and the special symbol may be referred to as “special symbol”.

  The effect device 206 performs the effect by operating the effect movable body 224, and details thereof will be described later. The decorative symbol display device 208 is a display device for performing various displays used for decorative symbols and effects. In this embodiment, the decorative symbol display device 208 is constituted by a liquid crystal display device (Liquid Crystal Display). The decorative symbol display device 208 is divided into four display areas, a left symbol display area 208a, a middle symbol display area 208b, a right symbol display area 208c, and an effect display area 208d, and the left symbol display area 208a and the middle symbol display area 208b. The right symbol display area 208c displays different decorative symbols, and the effect display area 208d displays an image used for the effect. Furthermore, the position and size of each display area 208a, 208b, 208c, 208d can be freely changed within the display screen of the decorative symbol display device 208. In addition, although the liquid crystal display device is employ | adopted as the decoration symbol display apparatus 208, it is not a liquid crystal display device, What is necessary is just the structure which can display various effects and various game information, for example, a dot matrix display device Other display devices including a 7-segment display device, an organic EL (ElectroLuminescence) display device, a reel (drum) display device, a leaf display device, a plasma display, and a projector may be adopted.

  The general map display device 210 is a display device for displaying a general map, and is configured by a 7-segment LED in this embodiment. The first special figure display device 212 and the second special figure display device 214 are display devices for displaying a special figure, and are configured by 7 segment LEDs in this embodiment.

  The multi-purpose hold lamp 216 is a lamp for indicating the number of general-purpose variable games (details will be described later) that are on hold. In this embodiment, the general-purpose variable games are reserved up to a predetermined number (for example, two). It is possible to do. The first special figure hold lamp 218 and the second special figure hold lamp 220 are lamps for indicating the number of special figure variable games (details will be described later) that are being held. In this embodiment, the special figure variable games are displayed. It is possible to hold up to a predetermined number (for example, four). The high-probability medium lamp 222 is a lamp for indicating that the gaming state is a high probability state in which a big hit is likely to occur or a high probability state, and the gaming state is changed from a low probability state in which a big hit is unlikely to occur. Turns on when switching to the probability state, and turns off when switching from the high probability state to the low probability state.

  In addition, there are predetermined ball entrances, for example, a general prize opening 226, a general start port 228, a first special view start port 230, a second special view start port 232, around the effect device 206. A variable winning opening 234 is provided.

  In this embodiment, a plurality of general winning holes 226 are arranged on the game board 200. When a predetermined ball detecting sensor (not shown) detects a ball entering the general winning holes 226 (in the general winning holes 226). In the case of winning, the payout device 152 is driven, and a predetermined number (for example, 10 balls) of balls are discharged to the upper plate 126 as prize balls. The player can freely take out the balls discharged to the upper plate 126. With these configurations, the player can pay out the winning balls to the player based on winning. The ball that has entered the general winning opening 226 is guided to the back side of the pachinko machine 100 and then discharged to the amusement island side. In this embodiment, a ball to be paid out to a player as a consideration for winning is sometimes referred to as a “prize ball”, and a ball lent to a player is sometimes referred to as “rental ball”. They are called “balls (game balls)”.

  The normal start port 228 is constituted by a device called a gate or a through chucker for determining whether or not a ball has passed a predetermined area of the game area 124. In this embodiment, the left side of the game board 200 is used. One is arranged. Unlike the ball that has entered the general winning opening 226, the ball that has passed through the usual starting port 228 is not discharged to the amusement island side. When a predetermined ball detection sensor detects that a ball has passed through the general map starting port 228, the pachinko machine 100 starts a general map variable game by the general map display device 210.

  In the present embodiment, only one first special figure starting port 230 is disposed at the center of the game board 200. When a predetermined ball detection sensor detects a ball entering the first special figure starting port 230, a payout device 152, which will be described later, is driven, and a predetermined number (for example, three) of balls is used as a prize ball for the upper plate 126. The special figure changing game by the first special figure display device 212 is started. The ball that has entered the first special figure starting port 230 is guided to the back side of the pachinko machine 100 and then discharged to the amusement island side.

  The second special figure starting port 232 is called an electric tulip (electric Chu). In the present embodiment, only one second special figure starting port 232 is disposed directly below the first special figure starting port 230. The second special figure starting port 232 includes a wing member 232a that can be opened and closed to the left and right. When the wing member 232a is closed, it is impossible to enter a ball. When 210 hits and stops and displays the symbol, the blade member 232a opens and closes at a predetermined time interval and a predetermined number of times. When a predetermined ball detection sensor detects a ball entering the second special figure starting port 232, the payout device 152 is driven and a predetermined number (for example, four) of balls is discharged to the upper plate 126 as prize balls. At the same time, the special figure variation game by the second special figure display device 214 is started. The ball that has entered the second special figure starting port 232 is guided to the back side of the pachinko machine 100 and then discharged to the amusement island side.

  The variable winning opening 234 is called a large winning opening or an attacker, and in the present embodiment, only one variable winning opening 234 is disposed below the center of the game board 200. The variable winning opening 234 includes a door member 234a that can be opened and closed. When the door member 234a is closed, it is impossible to enter a ball. When displayed, the door member 234a opens and closes at a predetermined time interval (for example, an opening time of 29 seconds and a closing time of 1.5 seconds) and at a predetermined number of times (for example, 15 times). When a predetermined ball detection sensor detects a ball entering the variable winning opening 234, the payout device 152 is driven to discharge a predetermined number (for example, 15 balls) of balls to the upper plate 126 as prize balls. The ball that entered the variable winning opening 234 is guided to the back side of the pachinko machine 100 and then discharged to the amusement island side.

  Further, a plurality of disc-shaped hitting direction changing members 236 called a windmill and a plurality of game nails 238 are arranged in the vicinity of these winning openings and start openings, and at the bottom of the inner rail 204, After guiding a ball that has not won any prize opening or start opening to the back side of the pachinko machine 100, an out opening is provided for discharging to the game island side.

  This pachinko machine 100 supplies the ball stored in the upper plate 126 by the player to the launch position of the launch rail, drives the launch motor with strength according to the operation amount of the player's operation handle, and launches 146 Further, the outer rail 202 and the inner rail 204 are passed by the launcher 148 and driven into the game area 124. Then, the ball that has reached the upper part of the game area 124 falls downward while changing the advancing direction by the hitting direction changing member 236, the game nail 238, etc., and a winning opening (general winning opening 226, variable winning opening 234) or start opening (Outside the first special figure starting port 230, the second special figure starting port 232), winning out any winning port or starting port, or just passing through the normal start port 228, the out port 240 To reach.

<Directing device 206>
Next, the rendering device 206 of the pachinko machine 100 will be described.

  On the front side of the effect device 206, a warp device 242 and a stage 244 are arranged in an area where the game ball can roll, and an effect movable body 224 is arranged in an area where the game ball cannot roll. . In addition, a decorative symbol display device 208 and a shielding device 246 (hereinafter sometimes referred to as a door) are disposed on the back side of the effect device 206. That is, in the effect device 206, the decorative symbol display device 208 and the shielding means are located behind the warp device 242, the stage 244, and the effect movable body 224.

The warp device 242 discharges the game balls that have entered the warp inlet 242a provided at the upper left of the effect device 206 to the stage 244 below the front surface of the effect device 206 from the warp outlet 242b.
The stage 244 can roll a ball discharged from the warp outlet 242b, a ball carried on by a nail of the game board 200, or the like, and the passed ball is a first special figure starting port 230 at the center of the stage 244. A special route 244a is provided to facilitate entry into the golf course.

  In this embodiment, the effect movable body 224 includes an upper arm portion 224a and a forearm portion 224b simulating the upper arm and forearm of a human right arm. A forearm motor (not shown) that rotates the forearm 224b at a position is provided. The effect movable body 224 moves in front of the decorative symbol display device 208 by the upper arm motor and the forearm motor.

  The shielding device 246 includes a lattice-like left door 246a and right door 246b, and is disposed between the decorative symbol display device 208 and the front stage 244. Belts wound around two pulleys (not shown) are fixed to the upper portions of the left door 246a and the right door 246b, respectively. That is, the left door 246a and the right door 246b move to the left and right as the belt driven by the motor through the pulley moves. When the left door 246a and the right door 246b are closed, the shielding means shields the inner end portions thereof so that it is difficult for the player to visually recognize the decorative symbol display device 208. In the state where the left door 246a and the right door 246b are opened, each inner end portion slightly overlaps the outer end portion of the display screen of the decorative symbol display device 208, but the player can visually recognize all of the display of the decorative symbol display device 208. It is. In addition, the left door 246a and the right door 246b can be stopped at arbitrary positions, respectively, for example, only a part of the decorative design so that the player can identify which decorative design the displayed decorative design is. Can be shielded. In addition, the left door 246a and the right door 246b may be configured so that a part of the decorative symbol display device 208 behind the lattice hole can be visually recognized, or the shoji part of the lattice hole is closed with a translucent lens body. The display by the decorative symbol display device 208 may be made vaguely visible to the player, or the shoji part of the holes in the lattice is completely blocked (shielded), and the decorative symbol display device 208 behind is made completely invisible. Also good.

<Control unit>
Next, the circuit configuration of the control unit of the pachinko machine 100 will be described in detail with reference to FIG. This figure shows a circuit block diagram of the control unit.

  The control unit of the pachinko machine 100 is roughly divided into a main control unit 300 that mainly controls the progress of a game (for example, detection of an operation by a player, transition of a game state, game medium payout control, determination of success / failure, etc.) In response to a command signal transmitted by the main control unit 300 (hereinafter simply referred to as “command”), the first sub control unit 400 that mainly controls the production and the command transmitted from the first sub control unit 400 A second sub-control unit 500 that controls various devices based on it, a payout control unit 600 that mainly performs control related to payout of game balls in accordance with a command transmitted by the main control unit 300, and a launch that controls the launch of game balls A control unit 630 and a power control unit 660 that controls the power supplied to the pachinko machine 100 are configured.

<Main control unit>
First, the main control unit 300 of the pachinko machine 100 will be described.

  The main control unit 300 includes a basic circuit 302 that controls the entire main control unit 300. The basic circuit 302 includes a CPU 304, a ROM 306 for storing control programs and various data, and temporary data. RAM 308 for storing data, I / O 310 for controlling input / output of various devices, counter timer 312 for measuring time and frequency, and WDT 314 for monitoring abnormalities in program processing are mounted. . Note that another storage device may be used for the ROM 306 and the RAM 308, and this is the same for the first sub-control unit 400 described later. The CPU 304 of the basic circuit 302 operates by inputting a clock signal of a predetermined period output from the crystal oscillator 316b as a system clock.

  In addition, the basic circuit 302 includes a counter circuit 318 used as a hardware random number counter that changes a numerical value in the range of 0 to 65535 each time a clock signal output from the crystal oscillator 316a is received (this circuit includes two circuits). And a predetermined ball detection sensor, for example, a sensor that detects a game ball passing through each start port, winning port, variable winning port, front frame door opening sensor, and inner frame opening sensor. And a sensor circuit 322 for receiving signals output from various sensors 320 including a lower plate full sensor and outputting a comparison result with an amplification result or a reference voltage to the counter circuit 318 and the basic circuit 302, and a predetermined symbol display device For example, a drive circuit 324 for performing display control of the first special figure display device 212 and the second special figure display device 214, a predetermined symbol display device, A drive circuit 326 for performing display control of the general-purpose display device 210, and various status display units 328 (for example, a general-purpose reservation lamp 216, a first special figure reservation lamp 218, a second special figure reservation lamp 220, a high-probability medium A driving circuit 330 for performing display control of the lamp 222 and the like, and various solenoids 332 for opening and closing a predetermined movable member, for example, the blade member 232a of the second special figure starting port 232, the door member 234a of the variable winning port 234, and the like. A drive circuit 334 for controlling the above is connected.

  When the ball detection sensor 320 detects that a ball has won the first special figure starting port 230, the sensor circuit 322 outputs a signal indicating that the ball has been detected to the counter circuit 318. Upon receiving this signal, the counter circuit 318 latches the value of the counter corresponding to the first special figure starting port 230 at that timing, and stores the latched value in the built-in counter value corresponding to the first special figure starting port 230. Store in the register. Similarly, when the counter circuit 318 receives a signal indicating that the second special figure starting port 232 has won a ball, the counter circuit 318 latches the value at the timing of the counter corresponding to the second special figure starting port 232. The latched value is stored in a built-in counter value storage register corresponding to the second special figure starting port 232.

  Further, an information output circuit 336 is connected to the basic circuit 302, and the main control unit 300 is connected to an information input circuit 350 provided in an external hall computer (not shown) or the like via this information output circuit 336. The game information (for example, game state) of the machine 100 is output.

  Further, the main control unit 300 is provided with a voltage monitoring circuit 338 that monitors the voltage value of the power source supplied from the power source control unit 660 to the main control unit 300. The voltage monitoring circuit 338 is a voltage value of the power source. Is less than a predetermined value (9v in this embodiment), a low voltage signal indicating that the voltage has dropped is output to the basic circuit 302.

  In addition, the main control unit 300 is provided with a start signal output circuit (reset signal output circuit) 340 that outputs a start signal (reset signal) when the power is turned on. When an activation signal is input, game control is started (details will be described later).

  The main control unit 300 includes an output interface for transmitting a command to the first sub-control unit 400 and an output interface for transmitting a command to the payout control unit 600. With this configuration, the first control unit 300 Communication with the sub-control unit 400 and the payout control unit 600 is enabled. Information communication between the main control unit 300 and the first sub-control unit 400 and the payout control unit 600 is one-way communication. The main control unit 300 sends commands and the like to the first sub-control unit 400 and the payout control unit 600. The first sub control unit 400 and the payout control unit 600 are configured such that signals such as commands cannot be transmitted to the main control unit 300.

<Sub control unit>
Next, the first sub control unit 400 of the pachinko machine 100 will be described. The first sub-control unit 400 includes a basic circuit 402 that controls the entire first sub-control unit 400 mainly based on commands transmitted from the main control unit 300. The basic circuit 402 includes a CPU 404 and ROM 406 for storing control programs and various effects data, RAM 408 for temporarily storing data, I / O 410 for controlling input / output of various devices, and for measuring time, frequency, etc. The counter timer 412 is mounted. The CPU 404 of the basic circuit 402 operates by inputting a clock signal of a predetermined period output from the crystal oscillator 414 as a system clock. The ROM 406 may store the control program and various effect data in separate ROMs.

  The basic circuit 402 includes a sound source IC 416 for controlling the speaker 120 (and amplifier), a drive circuit 420 for controlling various lamps 418 (for example, the chance button lamp 138), and a shielding device 246. A drive circuit 432 for performing drive control, a shielding device sensor 430 that detects the current position of the shielding device 246, a chance button detection sensor 426 that detects pressing of the chance button 136, a shielding device sensor 430, and a chance button detection sensor The sensor circuit 428 that outputs the detection signal from the 426 to the basic circuit 402, and the image data stored in the ROM 406 based on the signal from the CPU 404 are read, and the display image is generated using the work area of the VRAM 436 to decorate A VDP 434 (image) that displays an image on the symbol display device 208. Are connected Oh and display processor), the.

  Next, the second sub control unit 500 of the pachinko machine 100 will be described. The second sub-control unit 500 includes a basic circuit 502 that receives the control command transmitted from the first sub-control unit 400 via the input interface and controls the entire second sub-control unit 500 based on the control command. The basic circuit 502 includes a CPU 504, a RAM 508 for temporarily storing data, an I / O 510 for controlling input / output of various devices, and a counter timer for measuring time and frequency 512 is installed. The CPU 504 of the basic circuit 502 operates by inputting a clock signal of a predetermined period output from the crystal oscillator 514 as a system clock, and controls a control program and data for controlling the entire second sub-control unit 500, and an image display A ROM 506 storing data and the like is provided.

  The basic circuit 502 includes a drive circuit 516 for controlling the drive of the effect movable body 224, an effect movable body sensor 424 that detects the current position of the effect movable body 224, and a detection signal from the effect movable body sensor 424. Is output to the basic circuit 502, a game board lamp drive circuit 530 for controlling the game board lamp 532, and a game table frame lamp drive for controlling the game table frame lamp 542 The circuit 540 is connected to a serial communication control circuit 520 that performs lighting control by serial communication between the game board lamp drive circuit 530 and the game stand frame lamp drive circuit 540.

<Discharge control unit, launch control unit, power supply control unit>
Next, the payout control unit 600, the launch control unit 630, and the power supply control unit 660 of the pachinko machine 100 will be described.

  The payout control unit 600 controls the payout motor 602 of the payout device 152 mainly based on a command signal or the like transmitted from the main control unit 300, and a prize ball or a rental ball based on a control signal output from the payout sensor 604 It is detected whether or not the payout has been completed, and communication with a card unit 608 provided separately from the pachinko machine 100 is performed via the interface unit 606.

  The launch control unit 630 outputs a control signal output from the payout control unit 600 to permit or stop the launch, or a launch intensity output circuit provided in the ball launch handle 134 to operate the ball launch handle 134 by the player. Control of the launch motor 632 that drives the launcher 146 and launcher 148, and control of the ball feeder 634 that supplies the launcher 110 with a ball from the upper plate 126 based on a control signal that indicates the launch intensity according to the amount. I do.

  The power control unit 660 converts the AC power supplied from the outside to the pachinko machine 100 into a DC voltage, converts it to a predetermined voltage, and controls each control unit such as the main control unit 300 and the first sub control unit 400, the payout device 152, etc. Supply to each device. Further, the power supply control unit 660 supplies a power storage circuit (for example, a power supply circuit) for supplying power to a predetermined part (for example, the RAM 308 of the main control unit 300) for a predetermined period (for example, 10 days) even after the external power supply is cut off. , Capacitor). In the present embodiment, a predetermined voltage is supplied from the power supply control unit 660 to the payout control unit 600 and the second sub control unit 500, and the main control unit 300, the second sub control unit 500, and the launch control unit are supplied from the payout control unit 600. Although a predetermined voltage is supplied to 630, the predetermined voltage may be supplied to each control unit and each device through another power supply path.

<Type of design>
Next, using FIGS. 5A to 5C, the first special symbol display device 212, the second special symbol display device 214, the decorative symbol display device 208, and the normal symbol display device 210 of the pachinko machine 100 are stopped and displayed. The types of special maps and general maps to be described will be described. FIG. 4A shows an example of the stop symbol form of the special figure.

  The special figure 1 variable game is started on the condition that the first start port sensor detects that the ball has entered the first special figure start port 230, and the ball has entered the second special figure start port 232 The special figure 2 variable game is started on the condition that the second start port sensor has detected. When the special figure 1 variable game is started, the first special symbol display device 212 performs “variable display of special figure 1” by repeating all lighting of seven segments and lighting of one central segment. In addition, when the special figure 2 variable game is started, the second special symbol display device 214 displays “fluctuation display of special figure 2” which repeats lighting of all seven segments and lighting of one central segment. Do. These “variation display of special figure 1” and “variation display of special figure 2” correspond to an example of the symbol fluctuation display according to the present invention. Then, when the variation time determined before the variation start of the special figure 1 (corresponding to the variation time referred to in the present invention) elapses, the first special symbol display device 212 stops and displays the special symbol form of the special figure 1. When the variation time determined before the start of variation 2 (this also corresponds to the variation time according to the present invention) has elapsed, the second special symbol display device 214 stops and displays the stop symbol form of the special diagram 2. Therefore, from the start of “figure display of special figure 1” until the stop symbol form of special figure 1 is stopped, or after the start of “fluctuation display of special figure 2”, the stop symbol form of special figure 2 is displayed. Until stop display corresponds to an example of the symbol variation stop display referred to in the present invention, hereinafter, after the “variable display of special figure 1 or 2” is started, the stop symbol form of special figure 1 or 2 is stopped and displayed. The series of displays up to is referred to as symbol variation stop display. As will be described later, the symbol variation stop display may be continuously performed a plurality of times. FIG. 10A shows 10 types of special drawings from “Special Figure A” to “Special Figure J” as stop symbol forms in the symbol variation stop display, and the white portions in the figure are turned off. The location of the segment to be displayed is shown, and the black portion indicates the location of the segment to be lit.

  “Special Figure A” is a 15 round (15R) special jackpot symbol, and “Special Figure B” is a 15R jackpot symbol. In the pachinko machine 100 according to the present embodiment, as will be described later, the determination as to whether or not the big hit in the special figure variable game is made by lottery of hardware random numbers, and the decision as to whether or not it is a special big hit is made by lottery of software random numbers. The difference between the jackpot and the special jackpot is the difference in whether the probability of winning the jackpot is high (special jackpot) or low (jackpot) in the next special figure variation game. Hereinafter, a state having a high probability of winning the jackpot is referred to as a special figure high probability state, and a state having a low probability is referred to as a special figure low probability state. Moreover, after the 15R special jackpot game ends and after the 15R jackpot game ends, both shift to the time-saving state. Although the time reduction will be described in detail later, the state that shifts to the time reduction state is referred to as a normal high probability state, and the state that does not shift to the time reduction state is referred to as a normal low probability state. “Special figure A”, which is a 15R special jackpot symbol, is a special figure high probability normal figure high probability state, and “Special figure B”, which is a 15R jackpot symbol, is a special figure low probability ordinary figure high probability state. These “special chart A” and “special chart B” are symbols that give a relatively large profit amount to the player.

  “Special figure C” is a 2R jackpot symbol called sudden probability change, and is a special figure high probability normal figure high probability state. That is, “Special Figure C” is 2R compared to “Special Figure A” which is 15R. "Special figure D" is a 2R jackpot symbol called sudden time reduction, and is a special figure low probability normal figure high probability state. That is, “Special Figure D” is 2R compared to “Special Figure B” which is 15R.

  “Special figure E” is a 2R jackpot symbol called hidden probability change, and is a special figure high probability normal figure low probability state. "Special figure F" is a 2R jackpot symbol suddenly called normal, and is a special figure low probability normal figure low probability state. These “special drawing E” and “special drawing F” are both 2R and are in a state in which they do not shift to the time-saving state.

  "Special figure G" is a first small hit symbol, and "Special figure H" is a second small hit symbol, both of which are in a special figure low probability normal figure low probability state. The small hit here is equivalent to the same short hit big hit with 2R. That is, “Special Figure G” and “Special Figure H” are in the same state as “Special Figure F”, but the effects displayed on the decorative symbol display device 208 are different in both cases. By providing “G”, “Special Figure H”, and “Special Figure F”, the interest of the game is enhanced.

  In addition, “Special Figure I” is a first off symbol, and “Special Figure J” is a second off symbol, and the profit amount given to the player is a relatively small profit amount.

  In the pachinko machine 100 of the present embodiment, symbols other than “Special Figure A” are prepared as 15R special jackpot symbols, and the same applies to other symbols such as 15R jackpot symbols.

  FIG. 5B shows an example of a decorative design. There are 10 types of decoration patterns of the present embodiment: “Decoration 1” to “Decoration 10”. The first start port sensor detects that a ball has won the first special figure start port 230 or the second special view start port 232, that is, the ball has entered the first special view start port 230; or On the condition that the second start port sensor detects that a ball has entered the second special symbol start port 232, the left symbol display area 208a, the middle symbol display area 208b, and the right symbol display of the decorative symbol display device 208 are displayed. Displayed in the order of “decoration 1” → “decoration 2” → “decoration 3” →... “Decoration 9” → “decoration 10” → “decoration 1” →... “Decoration display of decorative pattern” is performed. Then, when the 15R jackpot of “Special Figure B” is notified, a symbol combination (for example, “decoration 1-decoration 1-decoration”) corresponding to the 15R jackpot corresponding to the 15R jackpot in the symbol display areas 208a to 208c. 1 ”or“ decoration 2—decoration 2—decoration 2 ”). When the 15R special jackpot of “special drawing A” is notified, a combination of three symbols of the same odd number of decorative symbols (for example, “decoration 3—decoration 3—decoration 3” or “decoration 7—decoration 7—decoration 7”). Etc.) is stopped and displayed.

  In addition, the 2R jackpot called “hidden probability change” of “Special Figure E”, the 2R jackpot called “Special Figure F” suddenly, or the first small hit of “Special Figure G”, “Special Figure H” When notifying the second small hit, “decoration 1-decoration 2—decoration 3” is stopped and displayed. Furthermore, in order to notify the 2R jackpot called “sudden change” of “special drawing C” or the 2R jackpot called “sudden time reduction” of “special drawing D”, “decoration 1-decoration 3—decoration 5” is displayed. Stop display. On the other hand, when notifying the first deviation of “Special Figure I” and the second deviation of “Special Figure J”, the symbol combination other than the symbol combination shown in FIG. 5B is stopped in the symbol display areas 208a to 208c. indicate.

  FIG.5 (c) shows an example of the usual stop display symbol. In the present embodiment, there are two types of stoppage display modes for ordinary maps: “general diagram A” which is a winning symbol and “general symbol B” which is a missed symbol. Based on the fact that the above-mentioned gate sensor has detected that a sphere has passed through the general-purpose start opening 228, the normal symbol display device 210 repeats all lighting of the seven segments and lighting of the central one segment. Perform a “normal change display”. Then, when notifying the winning of the common figure variable game, the “normal figure A” is stopped and displayed, and when notifying the usual figure variable game, the “normal figure B” is stopped and displayed. Also in FIG. 6C, the white portions in the figure indicate the locations of the segments that are turned off, and the black portions indicate the locations of the segments that are turned on.

<Basic circuit of main control unit>
Next, the basic circuit 302 of the main controller 300 will be described in detail. FIG. 6 is a diagram showing only the main part of the basic circuit 302 extracted from the main control part 300.

  The basic circuit 302 of the main control unit 300 includes a CPU 304 that controls the entire main control unit 300, a ROM 306 that stores a control program executed by the CPU 304 and various data referred to by the CPU 304, and the CPU 304 temporarily stores data. RAM 308 for storing.

<Built-in register of CPU of main control unit>
The CPU 304 is a control register for controlling a counter circuit, a timer circuit, a serial communication circuit, a random number circuit, an arithmetic circuit, a reset / interrupt controller, and the like, and a built-in register such as a register used when the CPU 304 executes a control program Is provided. The built-in registers include a T register (special register), a general purpose register, a program counter (PC), an instruction register, etc., which are one of the features of the present invention. The type of general-purpose register is not particularly limited, but in this embodiment, an 8-bit register including an I register, an A register, an F register, a B register, a C register, a D register, an E register, an H register, and an L register is provided. The B and C registers, the D and E registers, and the H and L registers also function as 16-bit registers (pair registers) of the BC, DE, and HL registers that can perform 16-bit operations, respectively. It is configured.

  In this embodiment, the value of the interrupt vector (interrupt vector read from a predetermined device) output from the built-in device is the lower 8 bits, and the content of the I register (interrupt vector register, interrupt register) is the upper 8 bits. A 16-bit address is read as an interrupt processing address, and is branched (jumped) to an interrupt processing to be described later. For example, when an interrupt processing request is generated when the value of the I register is 00H and the value of the interrupt vector is 60H, this is indicated by 0060H (the upper byte is 00H of the I register and the lower byte is 60H of the interrupt vector). A 2-byte address (for example, 0412H) is loaded to the PC with the value (for example, 12H) stored at the address to be stored as the lower byte, and the value (for example, 04H) stored at the address indicated by 0061H as the upper byte. Thus, a branch (jump) is made to an interrupt process using this address as the head address.

  When an instruction is executed, the F register sequentially executes the S flag (sign flag), Z flag (zero flag), SZ flag (second zero flag), H flag (half carry flag) from bit 7 in the F register according to the execution result. , Bit 3 (empty bit), P / V flag (parity / overflow flag), N flag (subtract flag), and C flag (carry flag) change to 1 or 0 or do not change Or The SZ flag changes in the same way as the Z flag for instructions that change the Z flag, and all LD instructions of Z80 compatible instructions, all 16-bit arithmetic operation instructions (including INC instructions and DEC instructions), and RLCA of rotate shift instructions. It changes with an instruction, an RLA instruction, an RRCA instruction, an RRA instruction, and an “INA, (n)” instruction.

  Note that the 16-bit arithmetic instruction ADC instruction and SBC instruction change the Z flag, the other instructions do not change the Z flag, and the 16-bit arithmetic instruction changes the SZ flag. In addition, in the “INA, (n)” instruction, the SZ flag changes and the Z flag does not change. The position of the SZ flag or empty bit in the F register may be a bit other than the above-described bits. Note that the SZ flag may not be changed in the case of a special instruction described later.

  In the present embodiment, A ′, F ′, B ′, A ′, F ′, B ′, A ′, F ′, B ′, A, F, B, C, D, E, H, and L are used as auxiliary registers (back registers) corresponding to the general-purpose registers (main registers). Each of the general-purpose registers C ′, D ′, E ′, H ′, and L ′ is provided, but only the T register that is a special register is not provided with an auxiliary register. Therefore, the usage of the T register is limited, and the usage frequency of the T register is lower than that of the general-purpose register. Therefore, a situation in which the value of the T register is inadvertently rewritten (the contents of the T register are destroyed). Situation) can be prevented in advance. Note that the value of the auxiliary register cannot be directly read / written by various instructions, and only the value of the main register and the value of the auxiliary register are allowed to be exchanged by a special exchange instruction (EX instruction, EXX instruction). Here, for convenience of explanation, a register whose register value can be easily changed by an instruction such as a PUSH instruction / POP instruction is a general-purpose register. However, the present invention is not limited to this, and special registers such as an A register (accumulator) and an F register (flag register) are used. It is not necessary to include a register having a special role in the general-purpose register.

  Although an example in which the T register is built in the CPU 304 is shown here, for example, the T register may be provided outside the CPU 304 or may be provided in a part of the RAM 308 separate from the CPU 304. That is, it is preferable that the T register is provided at a location physically different from storage means (ROM 306 in the present embodiment) for storing the control program. Furthermore, it is preferable that a control unit that performs a process of writing a specific value (described later) in the T register is different from a control unit that reads a control program from the ROM 306 and performs game control. This is because it is possible to make it difficult to perform both modification of the control program and illegal acquisition of a specific value by making the control unit different.

<Memory space and I / O space of CPU of main controller>
Next, the memory space and I / O space of the CPU 304 of the main control unit 300 will be described with reference to FIG. 2A is a diagram showing a memory map of the CPU 304, and FIG. 2B is a diagram showing details of the RWM area in the memory map shown in FIG. ) Is a diagram showing an I / O map of the CPU 304.

  The CPU 304 of the main control unit 300 has a memory space for accessing the above-described built-in registers, ROM 306, RAM 308, etc., and an I / O space for inputting / outputting control signals to / from the above-mentioned I / O 310. is doing. Specifically, as shown in the memory map of FIG. 6A, the address / data signal line of the ROM 306 of the main control unit 300 is a ROM area in the memory space (0000H to 1FFFH (H is 16 in this embodiment)). The CPU 304 reads the data from the ROM 306 by designating this ROM area.

  The address / data signal line of the built-in register is assigned to a register area (2000H to 20FFH in the present embodiment) of the memory space, and the CPU 304 reads data from the built-in register through this register area or to the register. Write the data.

  Further, the address / data signal line of the RAM 308 is assigned to the RWM area (7E00H to 7FFFH in this embodiment) of the memory space, and the CPU 304 designates this RWM area and reads data from the RAM 308, Write data. Note that other areas of the memory space (2100H to 7DFFH and 8000H to FFFFH in this embodiment) are unused areas.

  Further, as shown in the memory map of FIG. 7B, a part of the RWM area further includes a work area (7E00H to 7F3CH in the present embodiment) and a temporary stack area (7FC4H to 7FDFH in the present embodiment). ) And the stack area (7FE0H to 7FFFH in this embodiment). Note that other areas of the RWM area (7F3DH to 7FC3H in this embodiment) are non-use areas.

  Further, as shown in the I / O map of FIG. 10C, the I / O 310 of the main control unit 300 is assigned to the work area of the I / O space (in this embodiment, 00H to 0AH), and the CPU 304 The control signal is input / output to / from the I / O 310 via the I / O space. In addition, the other area | region (0BH-FFH in this embodiment) of I / O space is made into the non-use area | region.

  In this example, data is read from the I / O device and data is written to the I / O device by the I / O mapped I / O method (method of assigning an I / O device to the I / O space). Although an example is shown, instead of (or in addition to) this I / O mapped I / O scheme, a memory mapped I / O scheme (a scheme in which an I / O device is allocated to a memory space) may be adopted.

  For example, FIG. 8 is a diagram illustrating an example in which an I / O space is allocated to a part of the RWM area. In FIG. 7A, all 512-byte areas from 7E00H to 7FFFH are allocated as a memory space for accessing the RAM 308, and in FIG. 7B, a 64-byte area from 7E00H to 7E3FH is accessed to the I / O device. And the remaining 448-byte area 7E40H to 7FFFH is allocated as a memory space for accessing the RAM 308. In FIG. 6C, the 128-byte area from 7E00H to 7E7FH is allocated as an I / O space for accessing the I / O device, and the remaining 384-byte area from 7E80H to 7FFFH is accessed to the RAM 308. Is allocated as a memory space. In FIG. 4D, a 192-byte area from 7E00H to 7EBFH is allocated as an I / O space for accessing the I / O device, and the remaining 320-byte area from 7EC0H to 7FFFH is accessed to the RAM 308. Is allocated as a memory space. Thus, even when the memory mapped I / O method is adopted, there is no change in the start address of the RWM area, which is 7E00H in the present embodiment, and its upper byte is 7EH.

<Initialization process>
Next, the initialization process of the main control unit 300 will be described with reference to FIG. This figure is a flowchart showing the flow of initialization processing.

  As described above, the main control unit 300 is provided with the start signal output circuit (reset signal output circuit) 340 that outputs the start signal (system reset signal) when the power is turned on. The CPU 304 of the basic circuit 302 to which this activation signal is input executes this initialization process before shifting to a security mode or a user mode described later.

  Specifically, in step S51, a specific value (7EH, which is the upper byte of the above-mentioned RWM area start address 7E00H) is stored in the T register built in the CPU 304. In step S52, an initial value is set in a register other than the T register, and then the process proceeds to step S53 to execute a main control unit main process described later.

  Needless to say, the specific value stored in the T register is not limited to 7EH. For example, 20H which is the upper byte of the start address (2000H in the present embodiment) of the register area is stored in the T register. If configured, the access efficiency to the built-in register may be improved by the same principle as the access to the RAM 308 described later. At the first timing, the upper byte of the head address of the RWM area is set in the T register, and the upper byte of the head address of the register area is set in the T register at the second timing thereafter (or before). You may comprise. In addition, when a predetermined condition is satisfied (for example, when an L level signal is input to a predetermined terminal), the upper byte of the leading address of the RWM area is set in the T register, and the predetermined condition is satisfied. If not, the upper byte of the start address of the register area may be set in the T register.

  In this initialization process, the upper byte of the start address of the RWM area is set in the T register (or / and the upper byte of the start address of the register area is set in the T register) without depending on the control program. Then, after this initialization processing, the start address of the register area in the T register (manually) by a control program (for example, initial setting 1 processing in step S101 described later, initial setting 2 processing in step S107, initialization processing in step S113) May be configured (or the upper byte of the start address of the RWM area is set in the T register).

  Here, the above-mentioned reset interrupt includes a system reset interrupt (a reset interrupt caused by an external event such as inputting a reset signal for a certain period to the system reset terminal) and a user reset interrupt (a user reset terminal). There are two types of reset interrupts that are triggered by an external event, such as inputting a reset signal for a certain period, and reset interrupts that are triggered by an internal event, such as a WDT timeout or access outside a specified area) There is an interrupt. In a reset by a system reset interrupt, all internal circuits including a control register and a general-purpose register are initialized (for example, an initial value corresponding to the register (for example, 00H is set in the I register)). A part of the internal circuit is initialized.

  After executing the initialization process by the system reset, when a predetermined condition is satisfied (for example, when an L level signal is input to a predetermined terminal), the security mode is entered and the predetermined condition is If not established, the user mode is entered. Here, the security mode is a mode for authenticating the user program. Specifically, when the system reset is input, re-calculate whether the authentication code calculated based on the user program is correct. If the result (security check result) is OK (no abnormality), this mode is terminated. When the security check result is NG (abnormal), the CPU 304 is configured to stop. The authentication code is written in the ROM 306 together with the user program (hereinafter sometimes referred to as “control program”) when writing into the ROM.

  The user mode is a mode in which the user program is executed from the ROM reset address (0000H, which is the start address of the ROM area described above), and main control unit main processing described later is started. In this embodiment, when the CPU 304 executes the user program, the byte length of data read into the instruction register in one process (one state) is 1 byte (8 bits). The data length is not particularly limited, and may be 16 bits or 32 bits, for example.

  In the present embodiment, the above-described initialization process is configured to be executed (automatically (regardless of the control program)) before shifting to the security mode or the user mode. You may comprise so that it may be performed after transfering to user mode. Further, the initialization processing execution timing may be different depending on the type of reset (the type of interrupt factor in the case of a user reset interrupt).

  Specifically, referring to a register (one of the built-in registers) for managing the reset factor that occurred immediately before, whether or not the reset factor that occurred immediately before is (1) a system reset. (2) It is determined whether or not a user reset is caused by a timeout of WDT, and (3) whether or not a user reset is caused by access outside the designated area, and the execution timing of the initialization process is determined according to the determination result. You may comprise. In addition, the specific value and the initial value set in the initialization process may be configured to be different depending on the type of reset and the type of register (for example, a general-purpose register has 00H as an initial value in both system reset and user reset). The T register is set to 7EH as a specific value at the time of system reset, but may not be initialized at the time of user reset).

  The security mode time can be extended by a set time or can be extended by a random time. By extending by a random amount of time, it may be difficult for the fraudster to aim at the start timing of the user program. Moreover, it is good also as a structure which can set the time from user reset (for example, reset by timeout of WDT) to the start of execution of a user program to random time. With such a configuration, there is a case where fraud aimed at the start timing of the user program can be prevented in advance.

<Main control unit main processing>
Next, main control unit main processing executed by the CPU 304 of the main control unit 300 will be described with reference to FIG. This figure is a flowchart showing the flow of main processing of the main control unit.

  In step S101, initial setting 1 is performed. In this initial setting 1, setting of a stack initial value (temporary setting) to the stack pointer (SP) of the CPU 304, setting of an interrupt mask, initial setting of the I / O 310, initial setting of various variables stored in the RAM 308, to the WDT 314 Operation permission, initial value setting, T-registration check processing (details will be described later), and the like. In the present embodiment, a numerical value corresponding to 32.8 ms is set in WDT 314 as an initial value. In step S103, the value of the counter of WDT 314 is cleared and time measurement by WDT 314 is restarted.

  In step S105, whether or not the low voltage signal is on, that is, the voltage value of the power supply that the voltage monitoring circuit 338 supplies from the power supply control unit 660 to the main control unit 300 is a predetermined value (in this embodiment, 9v), it is monitored whether or not a low voltage signal indicating that the voltage has dropped is output. Then, when the low voltage signal is on (when the CPU 304 detects that the power supply is cut off), the process returns to step S103, and when the low voltage signal is off (when the CPU 304 does not detect that the power supply is cut off), the step returns. The process proceeds to S107. Even when the predetermined value (9 V) is not yet reached immediately after the power is turned on, the process returns to step S103, and step S105 is repeatedly executed until the supply voltage becomes equal to or higher than the predetermined value.

  In step S107, initial setting 2 is performed. In this initial setting 2, a process for setting a numerical value for determining a cycle for executing a main control unit timer interrupt process, which will be described later, in the counter timer 312 and a predetermined port of the I / O 310 (for example, a test output port, A process of outputting a clear signal from the output port to the first sub control unit 400, a setting for permitting writing to the RAM 308, and the like are performed.

  In step S109, it is determined whether or not to return to the state before power interruption (before power interruption), and the state before power interruption is not restored (when the basic circuit 302 of the main control unit 300 is set to the initial state). ) Proceeds to an initialization process (step S113).

  Specifically, first, a RAM clear signal transmitted when a store clerk or the like of an amusement store operates the RWM clear switch 180 provided on the power supply board is turned on (indicates that there has been an operation). That is, it is determined whether or not the RAM clear is necessary. If the RAM clear signal is on (when the RAM clear is necessary), the process proceeds to step S113 to set the basic circuit 302 to the initial state. On the other hand, when the RAM clear signal is OFF (when the RAM clear is not necessary), the power status information stored in the power status storage area provided in the RAM 308 is read, and the power status information is information indicating suspend. It is determined whether or not. If the power status information is not information indicating suspend, the process proceeds to step S113 to set the basic circuit 302 to an initial state. If the power status information is information indicating suspend, a predetermined area of the RAM 308 is set. A checksum is calculated by adding all the 1-byte data stored in (for example, all areas) to a 1-byte register whose initial value is 0, and the calculated checksum results in a specific value (for example, 0) (whether or not the checksum result is normal). When the checksum result is a specific value (eg, 0) (when the checksum result is normal), the process proceeds to step S111 to return to the state before the power interruption, and the checksum result is a specific value. If the value is other than 0 (for example, 0) (if the result of the checksum is abnormal), the process proceeds to step S113 to set the pachinko machine 100 to the initial state. Similarly, when the power status information indicates information other than “suspend”, the process proceeds to step S113.

  In step S111, power recovery processing is performed. In this power recovery process, the value of the stack pointer stored in the stack area provided in the RAM 308 at the time of power interruption is read and reset to the stack pointer (this setting). Also, as will be described later, the values of predetermined registers stored in the register save area provided in the RAM 308 at the time of power interruption are read out, reset to these registers, and then the interrupt permission (EI) is set. Do. Thereafter, as a result of the CPU 304 executing the control program based on the reset stack pointer and registers, the pachinko machine 100 returns to the state when the power is turned off. That is, the processing is resumed from the instruction next to the instruction (predetermined in step S115) performed immediately before branching to the timer interrupt process (described later) immediately before the power interruption.

The CPU 304 according to the present embodiment includes a “PUSH TI” instruction, a “PUSH ALL” instruction, and a “PUSH GRP” instruction as PUSH instructions. The “PUSH TI” instruction is an instruction for saving the values stored in the T and I registers to the above-described stack area. Specifically, when the stack pointer at the time of executing the PUSH instruction is SP, the PUSH instruction is executed. Sometimes the value stored in the T register is saved to the address indicated by (SP-1), and the value stored in the I register when the PUSH instruction is executed is saved to the address indicated by (SP-2). . Further, "PUSH ALL" instruction, T at PUSH instruction is executed, I, A, F, B , C, D, E, H, L, IX H, IX L, IY H, stored in the IY _L register This is an instruction to save values in the stack area in this order. The “PUSH GRP” instruction is an instruction for saving values stored in the A, F, B, C, D, E, H, and L registers in this order in the stack area when the PUSH instruction is executed.

In addition, the CPU 304 includes a “POP TI” command, a “POP ALL” command, and a “POP GRP” command as POP commands. The “POP TI” instruction is an instruction that restores the value stored in the stack area to the T and I registers (loads data from the storage area of the RAM 308 to the T and I registers). When the stack pointer at the time of execution is SP, the value stored at the address indicated by (SP-1) is restored to the T register when the POP instruction is executed, and the address indicated by (SP-2) when the POP instruction is executed. The value stored in is returned to the I register. In addition, the “POP ALL” instruction uses the values stored in the stack area when the POP instruction is executed as T, I, A, F, B, C, D, E, H, L, IX _H , IX _L , IY. _This is an instruction to restore the _H and IY _L registers. Further, the “PUSH GRP” instruction is an instruction for returning the value stored in the stack area to the A, F, B, C, D, E, H, and L registers when the POP instruction is executed.

  In order to restore the T register from the stack area, it is necessary to use the “POP TI” instruction. However, even if the I register is not used, the value of the stack area is also restored to the I register. Become. In this way, by eliminating the generality of the instruction using the T register as an operand (making it difficult to use), it is possible to prevent the instruction using the T register as an operand from being frequently used. May be rewritten inadvertently (a situation where the contents of the T register are destroyed).

  The CPU 304 includes an instruction that permits acceptance of an interrupt request (EI instruction) and an instruction that prohibits acceptance of an interrupt request (DI instruction). The above-described “POP TI” instruction is an interrupt request by a DI instruction. It is configured to execute only when reception of the request is prohibited, and is configured not to execute when reception of the interrupt request is permitted by the EI instruction. As described above, if the “POP TI” instruction is not executed when the acceptance of the interrupt request is permitted, the execution of the “POP TI” instruction causes the interrupt register to function as an interrupt vector register or an interrupt register. In some cases, an unexpected value may not be restored from the stack area, and reliable game control can be performed by reliably executing the interrupt processing.

  In addition to the above-described instructions, the CPU 304 also loads an 8-bit load (transfer) instruction, a 16-bit load (transfer) instruction, a stack operation instruction (a kind of 16-bit load instruction), an 8-bit arithmetic logic operation instruction, 16 bits Arithmetic logic operation instruction, multiplication / division instruction, accumulator operation instruction, MPU control instruction, exchange instruction, block transfer instruction, block search instruction, bit operation instruction, rotate / shift instruction, unconditional jump instruction / conditional jump instruction, call instruction・ Return instructions, input / output instructions, compound instructions, etc. are provided.

  In this embodiment, when power is interrupted, the values of the A, F, B, C, D, E, H, and L registers that do not include the T and I registers are saved (stored) in the stack area by the “PUSH GRP” instruction. When power is restored, the “POP GRP” instruction is used to restore the values of the A, F, B, C, D, E, H, and L registers from the stack area, not including the T and I registers. The T register is configured so that both saving by the “PUSH GRP” instruction and restoration by the “POP GRP” instruction cannot be performed (the T register cannot be specified as an operand of these instructions). In this embodiment, the T register cannot be specified as an operand of an addition instruction (INC instruction) or a subtraction instruction (DEC instruction). As will be described later, the T register is a special register that plays an important role in accessing the RAM 308. However, a situation in which an unexpected value is set in the T register due to a coding error or the like can be surely avoided. Stable game control is possible. In addition, since the T register is not both saved by the PUSH instruction and restored by the POP instruction, the processing at the time of power interruption or restoration may be accelerated.

  The RAM 308 mounted on the basic circuit 302 in the main control unit 300 is provided with a transmission information storage area. In step S111, a power recovery command is set in the transmission information storage area. This power recovery command is a command indicating that the power has been restored to the state at the time of power-off, and is transmitted to the first sub-control unit 400 in step S233 in the timer interrupt process of the main control unit 300 described later.

  In step S113, initialization processing is performed. In this initialization processing, interrupt prohibition (DI) setting, stack initial value setting to the stack pointer (this setting), initialization of all storage areas of the RAM 308, and the like are performed. Further, here, a normal return command is set in the transmission information storage area provided in the RAM 308 of the main control unit 300. This normal return command is a command indicating that the initialization process (step S113) of the main control unit 300 has been performed, and in the same way as the power recovery command, in step S233 in the timer interrupt process of the main control unit 300, 1 is transmitted to the sub-control unit 400.

  In step S115, after setting for prohibition of interruption, a basic random number initial value update process is performed. In this basic random number initial value update process, two initial value generation random number counters for generating the initial values of the ordinary figure winning random number counter and the special figure random value counter, the ordinary figure timer random number value, and the special figure timer, respectively. Two random number counters for generating each random value are updated. For example, if the range of values that can be taken as a normal timer random number value is 0 to 100, a value is acquired from a random number counter storage area for generating a normal timer random value provided in the RAM 308, and 1 is added to the acquired value. Then, it is stored in the original random number counter storage area. At this time, if the result of adding 1 to the acquired value is 101, 0 is stored in the original random number counter storage area. Other initial value generation random number counters and random number counters are similarly updated. Note that the initial value generation random number counter is also updated in step S207 described later. The main control unit 300 repeatedly executes the process of step S115 except during a timer interrupt process that starts every predetermined period.

<T cash register check processing>
FIG. 11A is a flowchart showing the flow of the T registration check process performed in the initial setting 1, and FIG. 11B is an example of a program list of the T registration check process.

  In step S131 of the T registration check process, the value of the T register is set in the A register (LD A, T). In the next step S132, whether or not the value of the A register matches a specific value (7EH). (SUB 7EH, JP Z, SEIJYO), if they do not match (in case of abnormality; the value obtained by subtracting a specific value (7EH) from the value in the A register becomes a value other than 0 and the Z flag becomes 0) ) Proceeds to step S133, and if they match (if normal; the value obtained by subtracting a specific value (7EH) from the value of the A register becomes 0 and the Z flag becomes 1), the value of the T register Is determined to be normal, the T registration check process is terminated, and the process proceeds to the subsequent process. In step S133, after determining that the value of the T register is abnormal and setting a specific value (7EH) in the T register (LD T, 7EH), the T registration check process is terminated and the process proceeds to the subsequent process.

  Note that the T-registration check process is not limited to the process shown in FIG. 11, and may be a process shown in FIG. 12, for example. FIG. 12A is a flowchart showing a flow of a T-registration check process according to the modification, and FIG. 12B is an example of a program list of the T-registration check process according to the modification.

  In the T-registration check process according to this modification, the error process in step S135 is performed instead of the process in step S133. Specifically, when it is determined in step S132 that the value of the A register does not match the specific value (7EH) (in case of abnormality; the value obtained by subtracting the specific value (7EH) from the value of the A register is other than 0. If the value becomes Z and the Z flag becomes 0), the process proceeds to step S135 and error processing is performed (SUB 7EH, JP NZ, moError). The content of this error processing is not particularly limited. For example, the error processing is configured not to enter the infinite loop and execute the subsequent main control unit main processing, or to use a liquid crystal display device or a speaker in the subsequent main control unit main processing. It may be possible to report an error.

<LD instruction>
Next, the LD command provided in the main control unit 300 will be described. The LD instruction (LD OP1, OP2) is stored in the register indicated by the first operand OP1, the value stored in the register indicated by the second operand OP2 (or the immediate value (immediate value or immediate value) indicated by the second operand OP2. For example, when the “LD A, T” instruction is executed in a state where 7EH is stored in the T register before the above-described T-registration check process is executed. The value stored in the T register indicated by the second operand, that is, 7EH is stored in the A register, and the second operand is also stored in the A register even when the instruction “LD A, 7EH” is executed. Is stored, that is, 7EH.

  On the other hand, in the LD instruction using the first operand OP1 as a T register, the second operand is limited to an immediate value, and setting a register in the second operand is prohibited (in the process of being assembled into a machine language). Error and cannot be assembled). Therefore, as described in the above-described T-registration check process, programming (coding) of an LD instruction (“LD T, 7EH” in the above example) having the second operand as an immediate value is permitted, but the second operand Programming (coding) of an LD instruction (eg, “LD T, A”) that sets a register is not allowed. As described above, the LD instruction using the first operand OP1 as the T register is configured to transfer data as a direct value to the T register, so that the set data may be easily confirmed. Further, since data is not transferred to the T register via another register, the value of the T register cannot be inadvertently changed, thereby reducing the occurrence of coding errors. There are cases where it is possible.

  FIG. 13 shows only the LD command extracted from the program list. In this example, five LD instructions are used. For example, let us consider a case in which tracing is performed by debugging with respect to a value stored in the B register after execution of the LD instruction “LD B, A” in (4). In this case, it is necessary to trace back the program list for the A register which is the second operand of the LD instruction “LD B, A”. For example, the search of the program list can be performed using the search key “LD A”. If this is done, the LD instruction “LD A, H” in (3) will be hit in addition to the LD instruction “LD A, B” in (1). That is, the LD instruction with the A register set to the first operand is frequently used because it is permitted to set the register to the second operand and to set the second operand to an immediate value. This can contribute to a reduction in the efficiency of review work and debugging (for example, tracing of the A register). Although the A register having the highest use frequency has been described here, the same can be said when other registers other than the T register are used.

  On the other hand, the LD instruction in which the T register is set in the first operand is prohibited from setting the register in the second operand, and only the second operand is allowed to have an immediate value. The frequency of use is relatively lower than that of the LD instruction, and it becomes possible to increase the efficiency of coding review work and debugging (for example, T register tracing), and the control program development efficiency may be improved.

<Main control unit timer interrupt processing>
Next, a main control unit timer interrupt process executed by the CPU 304 of the main control unit 300 will be described with reference to FIG. This figure is a flowchart showing the flow of the main control unit timer interrupt process.

  The main control unit 300 includes a counter timer 312 that generates a timer interrupt signal at a predetermined cycle (in this embodiment, about once every 2 ms), and the main control unit timer interrupt is triggered by this timer interrupt signal. The process is started at a predetermined cycle.

  In step S201, a timer interrupt start process is performed. In this timer interrupt start process, a process of temporarily saving each register value of the CPU 304 to the stack area is performed.

  In step S203, the WDT is periodically updated (so that the count value of the WDT 314 exceeds the initial setting value (32.8 ms in the present embodiment) and no WDT interruption occurs (so as not to detect a processing abnormality). In the embodiment, the restart is performed once every about 2 ms, which is the period of the main control unit timer interrupt.

  In step S205, input port state update processing is performed. In this input port state update process, the detection signals of various sensors 320 including the above-mentioned front frame door open sensor, inner frame open sensor, lower pan full sensor, and various ball detection sensors are input via the input port of the I / O 310. The input is monitored for the presence or absence of a detection signal, and stored in a signal state storage area provided for each of the various sensors 320 in the RAM 308. If the detection signal of the sphere detection sensor is described as an example, information on the presence / absence of the detection signal of each sphere detection sensor detected in the timer interruption process (about 4 ms before) is stored in the RAM 308 for each sphere detection sensor This information is read out from the previous detection signal storage area partitioned and stored in the RAM 308 in the previous detection signal storage area partitioned for each sphere detection sensor, and the previous timer interrupt processing (about 2 ms before) ) Is read from the current detection signal storage area provided for each sphere detection sensor in the RAM 308, and this information is read out from the previous detection signal storage area described above. To remember. Further, the detection signal of each sphere detection sensor detected this time is stored in the above-described current detection signal storage area.

  Further, in step S205, the information on the presence or absence of the detection signal of each sphere detection sensor stored in each storage area of the above-mentioned detection signal storage area, the previous detection signal storage area, and the current detection signal storage area is compared. It is determined whether or not the information on the presence or absence of detection signals for the past three times in the ball detection sensor matches the winning determination pattern information. This main control unit timer interrupt process that is repeatedly started at a very short interval of about 2 ms while one game ball passes one ball detection sensor is started several times. For this reason, every time the main control unit timer interrupt process is activated, in step S205 described above, a detection signal indicating that the same game ball has passed the same ball detection sensor is confirmed. As a result, a detection signal indicating that the same game ball has passed the same ball detection sensor is stored in each of the detection signal storage area, the previous detection signal storage area, and the current detection signal storage area. That is, when the game ball starts to pass through the ball detection sensor, there is no detection signal before, a previous detection signal, and a current detection signal. In the present embodiment, in consideration of erroneous detection of the sphere detection sensor and noise, it is determined that there is a prize when the detection signal is stored twice continuously after no detection signal. The ROM 306 of the main control unit 300 shown in FIG. 4 stores winning determination pattern information (in this embodiment, information indicating that there is no previous detection signal, that there is a previous detection signal, and that there is a current detection signal). In this step S205, information on the presence or absence of detection signals for the past three times in each sphere detection sensor is predetermined winning determination pattern information (in this embodiment, no previous detection signal, previous detection signal, current detection signal present). In the case of the general winning port 226, the variable winning port 234, the first special figure starting port 230, and the second special figure starting port 232, or the ordinary drawing starting port 228. Is determined to have passed. In other words, it is determined that a prize has been awarded to the winning ports 226 and 234 and the starting ports 230, 232, and 228. For example, when the information on the presence / absence of the detection signals for the past three matches with the above-described winning determination pattern information in the general winning opening sensor for detecting the winning at the general winning opening 226, there is a winning at the general winning opening 226. If the information on the presence / absence of detection signals for the past three times does not match the above-described winning determination pattern information, the subsequent general winnings are performed. The process branches to the subsequent process without performing the process associated with winning the prize to the mouth 226. Note that the ROM 306 of the main control unit 300 stores winning determination clear pattern information (in this embodiment, information indicating that there is a detection signal before the previous time, no previous detection signal, and no current detection signal). After it is determined that there has been a single win, it is not determined that there has been a win until the information on the presence or absence of detection signals for the past three times matches the winning determination clear pattern information in each ball detection sensor, and the winning determination is cleared. If it matches the pattern information, it is next determined whether or not it matches the winning determination pattern information.

  In step S207 and step S209, basic random number initial value update processing and basic random number update processing are performed. In these basic random number initial value update processing and basic random number update processing, the value of the initial value generation random number counter performed in step S115 is updated, and then the normal winning random number value used in the main control unit 300, Two random number counters for generating the special figure 1 random value and the special figure 2 random value are updated. For example, if the range of values that can be taken as a random number value for a normal winning number is 0 to 100, a value is acquired from a random number counter storage area for generating a normal winning random number value provided in the RAM 308, and 1 is added to the acquired value. Then, it is stored in the original random number counter storage area. At this time, if the result of adding 1 to the acquired value is 101, 0 is stored in the original random number counter storage area. If it is determined that the random number counter has made one round as a result of adding 1 to the acquired value, the value of the initial value generating random number counter corresponding to each random number counter is acquired and stored in the storage area of the random number counter. set. For example, a value is acquired from a random number counter for generating a regular winning random number that fluctuates in a numerical range of 0 to 100, and a result obtained by adding 1 to the acquired value is stored in a predetermined initial value storage area provided in the RAM 308. If the value is equal to the previously set initial value (for example, 7), the value is acquired as an initial value from the initial value generation random number counter corresponding to the random number counter for generating the random number for winning the normal number, The initial value set this time is stored in the above-described initial value storage area in order to determine that the random number counter for generating the winning random number value has made one round next time, in addition to setting it in the random number counter for generating the winning random value Keep it. Further, apart from the above-described initial value storage area for determining that the random number counter for generating the random number for winning the normal signal has made one round next, it is determined that the random number counter for generating the special figure random number has made one round. An initial value storage area is provided in the RAM 308. In the present embodiment, the counter for acquiring the random number value of FIG. 1 and the counter for acquiring the random value of FIG. 2 are separately provided, but the same counter may be used.

  In step S211, effect random number update processing is performed. In this effect random number update process, a random number counter for generating an effect random number used by the main control unit 300 is updated.

  In step S213, timer update processing is performed. In this timer update process, the normal symbol display symbol update timer for timing the time for the symbol to be changed / stopped on the normal symbol display device 210, and the time for the symbol to be changed / stopped to be displayed on the first special symbol display device 212 are timed. Special symbol 1 display symbol update timer for performing, special symbol 2 display symbol update timer for measuring the time for the symbol to be changed and stopped on the second special symbol display device 214, a predetermined winning effect time, a predetermined opening time Various timers including a timer for measuring a predetermined closing time, a predetermined end effect period, and the like are updated.

  In step S215, winning prize counter update processing is performed. In this winning opening counter updating process, when winning holes 226, 234 and starting holes 230, 232, 228 are won, the RAM 308 stores the winning ball number storage area provided for each winning hole or for each starting hole. The value is read out, 1 is added, and the original prize ball number storage area is set.

  In step S217, a winning acceptance process is performed. In this winning acceptance process, it is determined whether or not there has been a winning at the first special figure starting port 230, the second special figure starting port 232, the ordinary drawing starting port 228, and the variable winning port 234. Here, the determination is made using the determination result of whether or not it matches the winning determination pattern information in step S203. When a winning is made at the first special figure starting port 230 and the corresponding reserved number storage area provided in the RAM 308 is not full, the value is stored in the special counter value storage register of the counter circuit 318. And a value from the random number counter for generating the special figure 1 random value as a special figure 1 random value and storing it in the corresponding random value storage area. When a winning is made to the second special figure starting port 232 and the corresponding reserved number storage area provided in the RAM 308 is not full, the value is sent from the winning counter value storage register of the counter circuit 318 to the special figure 2 winning random number value. And a value from the random number counter for generating the special figure 2 random value as a special figure 2 random value and storing it in the corresponding random value storage area. If there is a win at the general figure starting port 228 and the corresponding reserved number storage area provided in the RAM 308 is not full, the value is obtained as a normal figure winning random number value from the random number counter for generating the normal figure winning random number value. Store in the corresponding random value storage area. When there is a winning at the variable winning opening 234, information indicating that a ball has entered the variable winning opening 234 is stored in the winning storage area for the variable winning opening.

  In step S219, a payout request number transmission process is performed. Note that the output schedule information and the payout request information output to the payout control unit 600 are composed of, for example, 1 byte, strobe information (indicating that data is set when ON), bit 6 Power-on information (if turned on, indicates that this is the first command transmission after power-on), bits 4-5 indicate the current processing type for encryption (0-3), and bits 0-3 indicate encryption The number of payout requests after processing is shown.

  In step S221, a normal state update process is performed. This normal state update process performs one of a plurality of processes corresponding to the normal state. For example, in the normal state update process in the middle of the normal symbol display (the above-described general symbol display symbol update timer value is 1 or more), the 7-segment LED constituting the normal symbol display device 210 is repeatedly turned on and off. Turns off drive control. By performing this control, the normal symbol display device 210 performs a usual fluctuation display (ordinary figure fluctuation game).

  Also, in the normal state update process at the timing when the normal symbol change display time has elapsed (the timing when the value of the general symbol display symbol update timer has changed from 1 to 0), if the hit flag is on, the win symbol is displayed. The normal symbol display device 210 is controlled so that the 7-segment LED constituting the normal symbol display device 210 is turned on / off, and when the hit flag is off, the normal symbol display device 210 is configured to be in the off symbol display mode. 7 segment LED on / off drive control is performed. Further, the RAM 308 of the main control unit 300 is provided with a setting area for performing various settings in various processes, not limited to the normal state update process. Here, the above-described lighting / extinguishing drive control is performed, and the setting area is set to indicate that the normal stop display is being performed. By performing this control, the normal symbol display device 210 determines the symbol of either the winning symbol (the common symbol A shown in FIG. 5C) or the off symbol (the common symbol B shown in FIG. 5C). Display. Thereafter, information indicating the stop period is set in a storage area of a normal stop time management timer provided in the RAM 308 in order to maintain the display for a predetermined stop display period (for example, 500 msec). With this setting, the symbol that has been confirmed and displayed is stopped and displayed for a predetermined period, and the player is notified of the result of the normal game.

  Further, if the result of the usual figure variable game is a hit, the usual figure hit flag is turned on as will be described later. When the usual figure hit flag is on, in the usual figure state update process at the timing when the predetermined stop display period ends (when the usual figure stop time management timer value changes from 1 to 0), The normal operation is set in the setting area, and the blade member 232a is opened to the solenoid (332) for opening and closing the blade member 232a of the second special figure starting port 232 for a predetermined opening period (for example, 2 seconds). And a signal indicating the open period is set in the storage area of the blade open time management timer provided in the RAM 308.

  In the usual state update process that starts at the timing when the predetermined opening period ends (the timing when the value of the blade opening time management timer is changed from 1 to 0), the blade member has a predetermined closing period (for example, 500 milliseconds). A signal for holding the blade member in the closed state is output to the opening / closing drive solenoid 332, and information indicating the closing period is set in the storage area of the blade closing time management timer provided in the RAM 308.

  Further, in the normal state update process that starts at the timing when the predetermined closing period ends (when the value of the blade closing time management timer is changed from 1 to 0), the non-operating state is set in the setting area of the RAM 308. To do. Furthermore, if the result of the usual figure fluctuation game is out, the usual figure out flag is turned on as will be described later. When the off-normal flag is on, the normal state update process at the timing when the predetermined stop display period described above ends (the timing at which the normal stop time management timer value changes from 1 to 0) In the setting area of the RAM 308, normal operation inactive is set. In the general state update process in the case where the general map is not operating, nothing is done and the process proceeds to the next step S223.

  In step S223, a general drawing related lottery process is performed. In this general map-related lottery process, the open / close control of the general map variable game and the second special map start port 232 is not performed (the state of the general map is not in operation), and the pending general map variable game is not held. When the number is 1 or more, it is decided whether to win or not to win the result of the variable figure game by random lottery based on the random number value stored in the random number value storage area. When the winning judgment is made and the winning is made, the winning flag provided in the RAM 308 is set to ON. If unsuccessful, turn off the winning flag. Regardless of the result of the hit determination, next, the value of the random number counter for generating the normal figure timer random value is acquired as the normal figure timer random number value, and a plurality of fluctuation times are obtained based on the acquired general figure timer random number value. One time is selected for variably displaying the normal map on the general map display device 210, and this variable display time is stored as a normal map variable display time in a general map variable time storage area provided in the RAM 308. In addition, the number of pending general figure variable games is stored in the usual figure pending number storage area provided in the RAM 308, and from the number of pending custom figure variable games each time a hit determination is made. The value obtained by subtracting 1 is re-stored in the usual figure number-of-holds storage area. Also, the random number value used for the hit determination is deleted.

Next, the special figure state update process for each of the special figure 1 and the special figure 2 is performed. First, the special figure state update process (the special figure 2 state update process) for the special figure 2 is performed (step S225). In the special figure 2 state update process, one of the following eight processes is performed in accordance with the state of the special figure 2. For example, in the special figure 2 state update process in the middle of the special figure 2 fluctuation display (the value of the above-mentioned special figure 2 display symbol update timer is 1 or more), the 7-segment LED constituting the second special symbol display device 214 is turned on. Performs lighting / extinguishing drive control that repeatedly turns off. By performing this control, the second special symbol display device 214 performs the variable display of the special figure 2 (special figure 2 variable game).
Further, predetermined transmission information indicating that the rotation start setting transmission process is to be executed in the command setting transmission process (step S233) is additionally stored in the transmission information storage area described above, and then the process ends.

  In addition, the success / failure determination result storage area of the RAM 308 of the main control unit 300 includes a 15R big hit flag, a 2R big hit flag, a first small hit flag, a second small hit flag, a first off flag, a second off flag, and a special figure probability. A flag for each of a variation flag and an ordinary probability variation flag is prepared. In the special figure 2 state update process starting at the timing when the special figure 2 fluctuation display time has elapsed (the timing when the special figure 2 display symbol update timer value has changed from 1 to 0), the 15R big hit flag is on, and the special figure probability fluctuation When the flag is also on and the normal figure probability fluctuation flag is on, the special figure A, 15R jackpot flag shown in FIG. 5A is on, the special figure probability fluctuation flag is off, and the common figure probability fluctuation flag is on. When the special figure B, 2R big hit flag is on, the special figure probability fluctuation flag is on, and the general figure probability fluctuation flag is also on, the special figure C, 2R big hit flag is on, the special figure probability fluctuation flag is off, When the probability fluctuation flag is on, the special figure D, 2R jackpot flag is on, the special figure probability fluctuation flag is on, and when the common figure probability fluctuation flag is on, the special figure E, 2R jackpot flag is on, special chart Probability flag is off, normal When the rate fluctuation flag is also off, the special figure F, when the first small hit flag is on, the special figure G, when the second small hit flag is on, the special figure H, and the first off flag are on. In such a case, the 7-segment LED constituting the second special symbol display device 214 is controlled to be turned on / off so that the special figure I and the second off flag are turned on, respectively, so that the special figure I is in the respective mode. A setting indicating that the special figure 2 stop display is in progress is made in the setting area of the RAM 308. By performing this control, the second special symbol display device 214 has a 15R special jackpot symbol (special symbol A), a 15R jackpot symbol (special symbol B), a sudden probability variation symbol (special symbol C), and a sudden time-short symbol symbol (special symbol). D), hidden probability variation (special E), suddenly normal (special F), first small hit (special G), second small hit (special H), first off symbol (special) Any one of the symbols I) and the second off-set symbol (special symbol J) is confirmed and displayed. After that, information indicating the stop period is set in the storage area of the special figure 2 stop time management timer provided in the RAM 308 in order to maintain the display for a predetermined stop display period (for example, 500 milliseconds). With this setting, the specially displayed special figure 2 is stopped and displayed for a predetermined period, and the result of the special figure 2 variable game is notified to the player. In addition, if the time reduction number stored in the time reduction number storage unit provided in the RAM 308 is 1 or more, 1 is subtracted from the time reduction number. If not (details will be described later), the time reduction flag is turned off. Further, the hourly flag is also turned off during the big hit game (in the special game state).

  Further, the special transmission information indicating that the rotation stop setting transmission process is executed in the command setting transmission process (step S233) is additionally stored in the above-described transmission information storage area, and the design for stopping the variable display is shown in FIG. The special figure 2 identification information indicating the presence is additionally stored in the RAM 308 as information to be included in command data, which will be described later, and the processing is terminated.

  If the result of the special figure 2 variable game is a big hit, the big hit flag is turned on as will be described later. When the jackpot flag is on, in the special figure 2 state update process at the timing when the predetermined stop display period ends (the timing when the special figure 2 stop time management timer value changes from 1 to 0), the RAM 308 In the setting area, the special figure 2 is in operation and waits for a predetermined winning effect period (for example, 3 seconds), that is, a period during which an image for notifying the player that the big win by the decorative symbol display device 208 is started is displayed. Therefore, information indicating the winning effect period is set in the storage area of the special figure 2 standby time management timer provided in the RAM 308. Further, predetermined transmission information indicating that the winning effect setting transmission process is executed in the command setting transmission process (step S233) is additionally stored in the transmission information storage area.

  Further, in the special figure 2 state update process that starts at the timing when the predetermined winning effect period ends (the timing when the value of the special figure 2 standby time management timer changes from 1 to 0), a predetermined release period (for example, 29 seconds) Alternatively, the door member 234a is opened to the solenoid (332) for opening and closing the door member 234a of the variable prize opening 234 until a winning of a predetermined number of balls (for example, 10 balls) is detected at the variable prize opening 234. In addition to outputting a signal to be held at the same time, information indicating the opening period is set in the storage area of the door opening time management timer provided in the RAM 308. In addition, predetermined transmission information indicating that the special winning opening release setting transmission process is executed in the command setting transmission process (step S233) is additionally stored in the transmission information storage area.

  In the special figure 2 state update process that starts at the timing when the predetermined opening period ends (the timing when the door opening time management timer value changes from 1 to 0), the predetermined closing period (for example, 1.5 seconds) A signal for holding the door member 234a in a closed state is output to a solenoid (332) for opening and closing the door member 234a of the variable prize opening 234, and a closing period is stored in a storage area of a door closing time management timer provided in the RAM 308. Set the information indicating. In addition, predetermined transmission information indicating that the special winning opening closing setting transmission process is executed in the command setting transmission process (step S233) is additionally stored in the transmission information storage area.

  In addition, in the special figure 2 state update process that starts at the timing when the door member opening / closing control is repeated a predetermined number of times (15 rounds or 2 rounds in this embodiment) and finished, a predetermined end effect period (for example, 3 seconds) In other words, the effect standby period is stored in the storage area of the effect standby time management timer provided in the RAM 308 in order to set to wait for a period during which an image for informing the player that the big hit by the decorative symbol display device 208 is to be ended is displayed. Set the information indicating. Also, if the normal probability fluctuation flag is set to ON, at the same time as the end of the jackpot game, the time reduction number 100 is set in the time reduction number storage unit provided in the RAM 308, and the time reduction flag provided in the RAM 308 is set. Turn on. If the usual time probability variation flag is set to OFF, the time reduction number is not set in the time reduction number storage unit, and the time reduction flag is not turned ON. The short time here means that the pachinko machine is in an advantageous state for the player in order to shorten the time from the end of the big hit in the special figure variable game to the start of the next big hit. If the short time flag is set to ON at this time, it is a normal high probability state. There is a higher probability of hitting a general-purpose variable game in the high-probability state than in the low-probability state. In addition, the fluctuation time of the normal figure variable game and the fluctuation time of the special figure variable game are shorter in the normal figure high probability state than in the normal figure low probability state. Further, in the normal high-probability state, the opening time in one opening of the pair of blade members 232a of the second special start port 232 tends to be longer than in the normal low-probability state. In addition, the pair of blade members 232a are more likely to open in the normal high probability state than in the normal low probability state. In addition, as described above, the hourly flag is set to off during the big hit game (in the special game state). Therefore, the normal low probability state is maintained during the jackpot game. This is because, if the game is in a high probability state during a jackpot game, a large number of games will be placed in the second special figure start port 232 until a predetermined number of game balls are entered during the jackpot game. There is a problem that a ball enters and the number of game balls that can be acquired during the jackpot increases, resulting in an increase in euphoria. This is to solve this problem.

  Further, predetermined transmission information indicating that the end effect setting transmission process is executed in the command setting transmission process (step S233) is additionally stored in the transmission information storage area.

  Also, in the special figure 2 state update process that starts at the timing when the predetermined end production period ends (when the production standby time management timer value changes from 1 to 0), the special figure 2 is not activated in the setting area of the RAM 308. Set medium. Further, if the result of the special figure 2 variable game is out of the way, the off flag is turned on as will be described later. When this miss flag is on, even in the special figure 2 state update process at the timing when the predetermined stop display period described above ends (the timing when the special figure 2 stop time management timer value changes from 1 to 0), In the setting area of the RAM 308, special figure 2 inactive is set. In the special figure 2 state update process when the special figure 2 is not in operation, nothing is done and the process proceeds to the next step S227.

  Subsequently, special figure state update processing (special figure 1 state update process) for special figure 1 is performed (step S227). In the special figure 1 state update process, each process described in the special figure 2 state update process is performed according to the state of the special figure 1. Each process performed in the special figure 1 state update process is the same as the process in which “special figure 2” in the contents described in the special figure 2 state update process is replaced with “special figure 1”. Omitted. The order of the special figure 2 state update process and the special figure 1 state update process may be reversed.

  When the special figure state update process in step S225 and step S227 is completed, a special figure related lottery process for each of special figure 1 and special figure 2 is performed. Also here, first, a special drawing related lottery process for special figure 2 (a special drawing 2 related lottery process) is performed (step S229). ) Is performed (step S231). Also for these special drawing related lottery processes, the main control unit 300 performs the special figure 2 related lottery processing before the special figure 1 related lottery processing, so that the special figure 2 variable game start condition and the special figure 1 fluctuation Even if the game start conditions are satisfied at the same time, since the special figure 2 variable game is changing first, the special figure 1 variable game does not start changing. Further, the notification of the result of the jackpot determination of the special figure variable game by the decorative symbol display device 208 is performed by the first sub-control unit 400, and the lottery result of the lottery based on the winning at the second special figure starting port 232 is notified. However, it is performed in preference to the notification of the lottery result of the lottery based on the winning at the first special figure starting port 230.

  In step S233, command setting transmission processing is performed, and various commands are transmitted to the first sub-control unit 400. The output schedule information to be transmitted to the first sub-control unit 400 is composed of 16 bits, for example, bit 15 is strobe information (indicating that data is set when ON), bits 11 to 14 are Command type (In this embodiment, command types such as basic command, symbol variation start command, symbol variation stop command, winning effect start command, end effect start command, jackpot round number designation command, power recovery command, FRAM clear command are specified. Possible information), bits 0 to 10 are composed of command data (predetermined information corresponding to the command type).

  Specifically, the strobe information is turned on and off in the command transmission process described above. If the command type is a symbol variation start command, information indicating the value of the 15R jackpot flag or 2R jackpot flag, the value of the special figure probability variation flag, the timer number selected in the special figure related lottery process, etc. is included in the command data. In the case of the symbol variation stop command, the value of the 15R jackpot flag, 2R jackpot flag, the value of the special figure probability variation flag, etc. are included. In the case of a jackpot round number designation command, the value of the special variation probability flag, the number of jackpot rounds, and the like are included. When the command type indicates a basic command, device information in the command data, presence / absence of winning at the first special figure starting port 230, presence / absence of winning at the second special figure starting port 232, winning of the variable winning port 234 Includes presence or absence.

  In the rotation start setting transmission process described above, the 15R jackpot flag or 2R jackpot flag value, the special figure probability variation flag value, the special figure 1 related lottery process, and the special figure 2 relation stored in the RAM 308 as command data. Information indicating the timer number selected in the lottery process, the number of the first special figure variable game or the second special figure variable game held, etc. is set. In the rotation stop setting transmission process described above, information indicating the value of the 15R jackpot flag, the 2R jackpot flag, the value of the special figure probability variation flag, etc. stored in the RAM 308 is set in the command data. In the winning effect setting transmission process described above, the command control data stored in the RAM 308, the effect control information output to the decorative symbol display device 208, various lamps 418, and the speaker 120 during the winning effect period, the special figure probability variation flag Information indicating the value, the number of the first special figure variable game or the second special figure variable game being held, etc. is set. In the above-described end effect setting transmission process, the command control data stored in the RAM 308, the effect control information output to the decorative symbol display device 208, various lamps 418, and the speaker 120 during the effect standby period, the special figure probability variation flag Information indicating the value, the number of the first special figure variable game or the second special figure variable game being held, etc. is set. In the above-described large winning opening release setting transmission process, the number of big hits stored in the RAM 308 in the command data, the value of the special figure probability variation flag, the pending first special figure variation game or the second special figure variation game is stored. Set information such as number. In the above-mentioned big winning opening closing setting transmission process, the number of big hits stored in the RAM 308 in the command data, the value of the special figure probability variation flag, the pending first special figure variation game or the second special figure variation game is stored. Set information such as number. In step S233, general command special figure hold increase processing is also performed. In this general command special figure pending increase process, special figure identification information (information showing special figure 1 or special figure 2) stored in the transmission information storage area of the RAM 308, command notice information (preliminary notice information, false) Set either advance notice information or no advance notice information).

  In the first sub-control unit 400, it is possible to determine the production control according to the change of the game control in the main control unit 300 by the command type included in the received output schedule information, and it is included in the output schedule information. Based on the information of the command data, the contents of effect control can be determined.

  In step S235, an external output signal setting process is performed. In this external output signal setting process, the game information stored in the RAM 308 is output to the information input circuit 350 separate from the pachinko machine 100 via the information output circuit 336.

  In step S237, device monitoring processing is performed. In this device monitoring process, the signal states of the various sensors stored in the signal state storage area in step S205 are read, and the presence or absence of a predetermined error, for example, the presence or absence of a front frame door opening error or the presence or absence of a full tray error is monitored. When the front frame door opening error or the lower pan full error is detected, the transmission information to be transmitted to the first sub-control unit 400 includes device information indicating the presence or absence of the front frame door opening error or the lower pan full error. Set. Further, various solenoids 332 are driven to control the opening and closing of the second special figure starting port 232 and the variable prize opening 234, and the normal symbol display device 210 and the first special symbol display via the display circuits 324, 326 and 330. Display data to be output to the device 212, the second special symbol display device 214, the various status display units 328, and the like is set in the output port of the I / O 310. Further, the output schedule information set in the payout request number transmission process (step S219) is output to the first sub-control unit 400 via the output port (I / O 310).

  In step S239, it is monitored whether or not the low voltage signal is on. Then, when the low voltage signal is on (when power supply cutoff is detected), the process proceeds to step S243, and when the low voltage signal is off (when power supply cutoff is not detected), the process proceeds to step S241.

  In step S241, timer interrupt end processing is performed. In this timer interrupt end process, the value of each register temporarily saved in step S201 is set in each original register, interrupt permission is set, and the like, and then the process returns to the main control part main process.

  On the other hand, in step S243, a specific variable or stack pointer for returning to the power-off state at the time of power recovery is saved in a predetermined area of the RAM 308 as return data, and power-off processing such as initialization of input / output ports is performed. After that, the process returns to the main process of the main control unit.

<Processing of First Sub-Control Unit 400>
Next, processing of the first sub control unit 400 will be described with reference to FIG. FIG. 5A is a flowchart of main processing executed by the CPU 404 of the first sub control unit 400. FIG. 5B is a flowchart of the strobe interrupt process of the first sub control unit 400. FIG. 6C is a flowchart of the timer variable update interrupt process of the first sub control unit 400. FIG. 4D is a flowchart of the image control process of the first sub control unit 400.

  First, in step S301 in FIG. 9A, various initial settings are performed. When power is turned on, an initialization process is first executed in S301. In this initialization processing, initialization of input / output ports, initialization processing of a storage area in the RAM 408, and the like are performed.

  In step S303, it is determined whether or not the timer variable is 10 or more. This process is repeated until the timer variable becomes 10, and when the timer variable becomes 10 or more, the process proceeds to step S305. In step S305, 0 is substituted into the timer variable.

  In step S307, command processing is performed. The CPU 404 of the first sub control unit 400 determines whether a command has been received from the main control unit 300.

  In step S309, effect control processing is performed. For example, when there is a new command in S307, processing such as reading the effect data corresponding to this command from the ROM 406 is performed, and when the effect data needs to be updated, the effect data is updated.

  If it is detected in step S311 that the chance button has been pressed, the effect data updated in step S309 is changed to effect data corresponding to the press of the chance button. In step S313, if there is a command to VDP 434 in the effect data read in S309, this command is output to VDP 434 (details will be described later).

  In step S315, if there is a command to the sound source IC 416 in the effect data read out in S309, this command is output to the sound source IC 416. In step S317, if there is a command to the various lamps 418 in the effect data read in S309, this command is output to the drive circuit 420.

  In step S <b> 319, if there is a command to the shielding device 246 in the effect data read in S <b> 309, this command is output to the drive circuit 432. In step S321, if there is a control command to be transmitted to the second sub-control unit 500 in the effect data read in S309, the control command is set to be output, and the process returns to S303.

  Next, the command reception interrupt process of the first sub-control unit 400 will be described using FIG. This command reception interrupt process is a process executed when the first sub-control unit 400 detects a strobe signal output from the main control unit 300. In step S401 of the command reception interrupt process, the command output from the main control unit 300 is stored as an unprocessed command in a command storage area provided in the RAM 408.

  Next, the first sub control unit timer interrupt process executed by the CPU 404 of the first sub control unit 400 will be described with reference to FIG. The first sub-control unit 400 includes a hardware timer that generates a timer interrupt at a predetermined cycle (in this embodiment, once every 2 ms). Execute in the cycle.

  In step S501 of the first sub-control unit timer interrupt process, 1 is added to the value of the timer variable storage area of the RAM 408 described in step S303 in the first sub-control unit main process, and the original timer variable storage area is stored. To do. Therefore, in step S303, the value of the timer variable is determined to be 10 or more every 20 ms (2 ms × 10).

  In step S503 of the first sub control unit timer interrupt process, a control command is transmitted to the second sub control unit 500 set in step S319, an effect random number value is updated, and the like.

  Next, the image control process in step S313 in the main process of the first sub control unit 400 will be described with reference to FIG. FIG. 5 is a flowchart showing the flow of image control processing.

  In step S601, an instruction to transfer image data is issued. Here, the CPU 404 first swaps the designation of the display areas A and B in the VRAM 436. As a result, an image of one frame stored in the display area not designated as the drawing area is displayed on the decorative design display device 208. Next, the CPU 404 sets ROM coordinates (transfer source address of the ROM 406), VRAM coordinates (transfer destination address of the VRAM 436) and the like in the attribute register of the VDP 434 based on the position information table and the like, and then the image from the ROM 406 to the VRAM 436. Set an instruction to start data transfer. The VDP 434 transfers the image data from the ROM 406 to the VRAM 436 based on the command set in the attribute register. Thereafter, the VDP 436 outputs a transfer end interrupt signal to the CPU 404.

  In step S603, it is determined whether or not a transfer end interrupt signal from the VDP 434 is input. If a transfer end interrupt signal is input, the process proceeds to step S605. If not, a transfer end interrupt signal is input. Wait for it. In step S605, parameters are set based on the production scenario configuration table and attribute data. Here, the CPU 404 forms the display image in the display area A or B of the VRAM 436 based on the image data transferred to the VRAM 436 in step S601. , VRAM coordinates (arrangement coordinates, etc.) are instructed to the VDP 434. The VDP 434 performs parameter setting according to the attribute based on the instruction stored in the attribute register.

  In step S607, a drawing instruction is performed. In this drawing instruction, the CPU 404 instructs the VDP 434 to start drawing an image. The VDP 434 starts drawing an image in the frame buffer in accordance with an instruction from the CPU 404.

  In step S609, it is determined whether or not a generation end interrupt signal from the VDP 434 based on the end of image drawing is input. If a generation end interrupt signal is input, the process proceeds to step S611. If not, the generation end interrupt signal is determined. Wait for input. In step S611, a scene display counter which is set in a predetermined area of the RAM 408 and counts how many scene images have been generated is incremented (+1), and the process ends.

<Processing of Second Sub-Control Unit 500>
Next, the processing of the second sub control unit 500 will be described with reference to FIG. FIG. 6A is a flowchart of main processing executed by the CPU 504 of the second sub-control unit 500. FIG. 7B is a flowchart of command reception interrupt processing of the second sub control unit 500. FIG. 8C is a flowchart of the timer interrupt process of the second sub control unit 500.

  First, in step S701 in FIG. 9A, various initial settings are performed. When the power is turned on, first, initialization processing is executed in S701. In this initialization processing, initial setting of input / output ports, initialization processing of a storage area in the RAM 508, and the like are performed.

  In step S703, it is determined whether or not the timer variable is 10 or more, and this process is repeated until the timer variable becomes 10. When the timer variable becomes 10 or more, the process proceeds to step S705.

  In step S705, 0 is assigned to the timer variable. In step S707, command processing is performed. The CPU 504 of the second sub control unit 500 determines whether a command has been received from the CPU 404 of the first sub control unit 400. In step S709, an effect control process is performed. For example, when there is a new command in S707, the effect data corresponding to this command is read from the ROM 506, and when the effect data needs to be updated, the effect data is updated.

  In step S <b> 711, if there is a command from the first sub-control unit 400 to the game board lamp 532 or the game table frame lamp 542, this command is output to the serial communication control circuit 520.

In step S713, if there is a command from the first sub-control unit 400 to the effect movable body 224, this command is output to the drive circuit 516, and the process returns to S703.
Next, the command reception interrupt process of the second sub control unit 500 will be described with reference to FIG. This command reception interrupt process is a process executed when the second sub control unit 500 detects the strobe signal output from the first sub control unit 400. In step S801 of the command reception interrupt process, the command output from the first sub control unit 400 is stored as an unprocessed command in a command storage area provided in the RAM 508.

  Next, the second sub control unit timer interrupt process executed by the CPU 504 of the second sub control unit 500 will be described with reference to FIG. The second sub-control unit 500 includes a hardware timer that generates a timer interrupt at a predetermined cycle (in this embodiment, once every 2 ms), and a timer interrupt process is performed in response to this timer interrupt. Execute in the cycle.

  In step S901 of the second sub control unit timer interrupt process, 1 is added to the value of the timer variable storage area of the RAM 508 described in step S703 in the second sub control unit main process, and the result is stored in the original timer variable storage area. To do. Therefore, in step S703, the value of the timer variable is determined to be 10 or more every 20 ms (2 ms × 10). In step S903 of the second sub-control unit timer interrupt process, an effect random number update process is performed.

<ROM of main controller>
Next, the types of data stored in the ROM 306 of the main control unit 300 will be described with reference to FIG. The figure shows an example of data stored in the ROM 306 described above.

  A ROM area corresponding to the storage area of the ROM 306 (in this embodiment, an 8 Kbyte area from 0000H to 1FFFH) is a ROM control area (0000H to 0BB0H in this embodiment) and a non-use area (in this embodiment, from 0BB1H to 0FFFH), a ROM data area (1FFFH to 18FDH in this embodiment), and other areas (18FEH to 1FFFH in this embodiment). The storage area of the ROM 306 corresponding to this ROM control area contains instruction data (opcode) corresponding to each of a plurality of types of instructions executed by the CPU 304 and supplementary data (operands) necessary for the CPU 304 to execute each instruction. Data for the configured control program (sometimes simply referred to as control program data) is stored, and a specific value (00H in this embodiment) is uniformly set in the storage area of the ROM 306 corresponding to the non-use area. In the storage area of the ROM 306 that is stored and corresponds to the ROM data area, reference data (for example, the above-mentioned various lottery data) referred to by the control program is stored. Also, management data for managing the control program (for example, data indicating the final address of the control program data) is stored in the storage area of the ROM 306 corresponding to the other area. In this embodiment, 1-byte (8-bit) data can be stored in the storage area of the ROM 306 corresponding to each address in the ROM area, and each of the above-described data (command data, supplemental data, reference data) , Management data) is data having a number of bytes exceeding 1 byte (for example, 2 bytes), the data is divided and stored for each byte in the storage area of the ROM 306 corresponding to a plurality of consecutive addresses in the ROM control area. is doing.

  Further, the control program is composed of a plurality of subroutines, and it is possible to move to the top address of the subroutine by a CALL instruction, an EXESUB (EXECUTE SUBBROUTINE) instruction, which will be described later, and execute the subroutine sequentially. .

  By the way, in the field of gaming machines, it is necessary to limit the storage area for storing control program data from the viewpoint of improving the inspection efficiency of the control program. In this embodiment, the ROM control area is limited to 0000H to 0BB0H as described above. is doing. In addition, from the viewpoint of preventing unauthorized modification, it is necessary to store control program data in a young address in the ROM control area so that no unused area or unused data is provided between control program data. In order to fill the storage area of the control program data that is not used at the stage, work such as dividing and assigning another control program data occurs, and as a result, a lot of control program data for calling a subroutine is required. Furthermore, since subroutines are frequently used to improve control program development efficiency and to simplify maintenance work such as control program debugging, a large amount of control program data is required to call the subroutines. .

  In order to enhance the interest of the game in such a development environment, conventional control program data stored in the storage area of the ROM 306 corresponding to the ROM control area (for example, calling the above subroutine) It is necessary to secure a storage area where new control program data can be added to the storage area of the ROM 306 corresponding to the ROM control area.

  In particular, a control program for executing a timer interrupt process for executing a predetermined process at a predetermined period (for example, 10 ms) includes a plurality of external information randomly generated from a plurality of game control processes (for each sensor). Control for invoking many subroutines, such as processing for detecting changes (for example, input port state update processing (step S205)) and processing based on detection results of external information (for example, device monitoring processing (step S237)) Since the program data is included, it is necessary to compress the control program data for calling a subroutine included in the control program for executing the timer interrupt process.

  In addition, in order to be able to perform stable game control, the above-described timer interrupt process must be focused and stabilized. Specifically, it is indispensable to suppress coding mistakes and to improve processing speed in order to execute predetermined processing at predetermined intervals (for example, 10 ms) (to ensure real-time performance). Therefore, it is necessary to devise a control program for calling a subroutine (details will be described later).

<Command data of main control unit>
Next, the command data of the main control unit 300 will be described. FIG. 18 is a diagram illustrating an example of a configuration of instruction data of the main control unit 300. FIG. 19A is a diagram showing upper and lower bits of instruction data of the main control unit 300, and FIG. 19B is a diagram showing an example of an instruction data table.

  For example, when the instruction data is composed of 1-byte (8-bit) data, the instruction data of the main control unit 300 can be defined up to 256 patterns. Note that the defined instruction data is not stored in the ROM 306 but is incorporated in the CPU 304 in hardware. Further, when the 1-byte instruction data is classified according to the upper 4 bits and the lower 4 bits, the relationship between the pattern and the instruction data is as shown in FIG. For example, INC (instruction data) used for “INC BC (instruction for adding one BC register)” is assigned to upper bit 0H (0000B) and lower bit 3H (0011B), and “DEC B (B register DEC (instruction data) used for “an instruction for subtracting 1 from” is assigned to the upper bit 0H (0000B) and the lower bit 5H (0101B).

  In addition, as a method of allocating instruction data having a pattern number exceeding 256 patterns of instruction data that can be defined by 1 byte length, for example, a new one byte is added to one pattern among the 256 patterns defined by 1 byte. There is a method of defining instruction data of up to 511 patterns (255 patterns (1 byte instruction data) +256 patterns (2 bytes instruction data)) by associating 256 patterns to be defined. Since this instruction is used because it is composed of byte data, the storage area of the ROM 306 corresponding to the ROM control area is compressed rather than using the above-described one-byte instruction data.

  Therefore, in this embodiment, the region surrounded by the thick line in FIG. 19B, that is, the combination of the upper bit 1H (0001B) and the lower bits 8H (1000B) to FH (1111B), and the upper bit 3H (0011B) An area formed by a combination of the lower bits 8H (1000B) to FH (1111B) is set as a special area for assigning an EXESUB instruction to be described later. As described above, a limited hardware resource (for example, 1 byte) can be used by using, as a special area, an empty area from which instruction data has not been allocated or the allocated instruction data has been deleted. A definable pattern (256 patterns)) can be used effectively, and compression of the storage area of the ROM 306 corresponding to the ROM control area by instruction data can be suppressed.

  Also, the instruction data is grouped by role (an area consisting of a combination of a plurality of lower bits consecutive to one upper bit or one lower bit for easy checking of the machine language after assembly. An instruction data having the same system role is assigned to an area composed of a combination of a plurality of consecutive upper bits with respect to a bit and assigned to an instruction data table (for example, upper bit 8H (1000B) and lower bit 0H (ADD instruction in a part defined by a combination of (0000B) to 7H (0111B)). In recent years, in order to reduce the development burden of the chip, the instruction data allocated to the conventional instruction data table has been reduced, or new instruction data has been added to the part to which the reduced instruction data has been allocated. Develop. For this reason, it is necessary to assign the instruction data of the same system to be added as a group when newly adding instruction data for data compression while simplifying checking the machine language after assembly. In the present embodiment, the problem is solved by allocating the EXESUB instruction as a group to a special area. Furthermore, in order to efficiently allocate new instruction data to the subdivided special area, it is necessary to allocate the instruction data group to be added as a subdivided group. In this embodiment, the EXESUB is further allocated. The problem is solved by assigning instructions to sub-groups and assigning them to special sub-regions.

<CALL instruction>
Next, a CALL instruction which is one of the above control programs will be described. FIG. 20 conceptually shows an example of address movement by the CALL instruction, and FIG. 21 shows an example of instruction data and supplementary data of the CALL instruction.

  For example, when the address of the control program being executed is 0700H and the start address of the transfer destination subroutine is 03FFH, the relative addresses of the two (the transfer source address and the transfer destination address) are indicated by the symbol X in FIG. The address difference is 0301H (= 0700H-03FFH), and this relative address can be expressed by 2-byte data. Here, when this control program is expressed by a CALL instruction, as shown in FIG. 21A, a total of 3 bytes of control is performed with 1 byte of instruction data indicating the CALL instruction and 2 bytes of supplementary data indicating the destination address. Program data is required.

  Further, when the address of the control program being executed is 0700H and the start address of the destination subroutine is 075FH, the relative address of both is 005FH (= 075FH-03FFH), as indicated by the symbol Y in FIG. The relative address can be expressed by 1-byte data. Even in this case, if this control program is expressed by a CALL instruction, as shown in FIG. 21B, a total of 1 byte of instruction data indicating the CALL instruction and 2 bytes of supplementary data indicating the destination address is added. 3-byte control program data is required.

  That is, the control program for executing the CALL instruction requires 3 bytes of control program data regardless of the destination address (any address in the storage area (0000H to FFFFH) that can be defined by 2 bytes). Become.

  When executing the CALL instruction, the CPU 304 specifically executes the CALL instruction after executing the process of storing the data (2 bytes) stored in the PC register (program counter) in the stack area. Subroutine can be called by executing a process (moving to the start address of the subroutine) that stores the supplementary data (data indicating the start address of the transfer destination subroutine (2 bytes)) in the PC register (program counter) It becomes.

<EXESUB instruction>
Next, the EXESUB instruction, which is one of the above control programs, will be described. FIG. 22A is a diagram showing an example of the configuration of the EXESUB instruction, and FIG. 22B is a diagram showing an instruction data table in which the EXESUB instruction is assigned to the free area of FIG. 19B. It is.

  The EXESUB instruction is the same as the above CALL instruction in that it can call a subroutine, but the structure of instruction data / supplementary data and the storage capacity required for control program data are different (details will be described later) ).

<EXESUB instruction / instruction data>
In the present embodiment, the instruction data of the EXESUB instruction includes 0 (fixed value) of bit 7, 0 (fixed value) of bit 6, bit, in order from the most significant bit 7 (MSB) to the least significant bit 0 (LSB). 5 for α (variable value), 1 for bit 4 (fixed value), 1 for bit 3 (fixed value), β for bit 2 (variable value), γ for bit 1 (variable value), δ for bit 0 (variable) Value) is a total of 8 bits (1 byte). That is, the EXESUB instruction becomes instruction data of a pattern (2 4 = 16 patterns) defined by changing the above-described variable value. Note that m, which is a total of 4 bits of data of α of bit 5, β of bit 2, γ of bit 1, and δ of bit 0, can represent a numerical range of 0H to FH, and represents the start address of the subroutine to be called It is a part of identification information (binary format) that can be identified.

  Further, as described above, the instruction data of the EXESUB instruction is an area surrounded by a thick line in the instruction data table shown in FIG. 5B, that is, the upper bit 1H (0001B) and the lower bits 8H (1000B) to FH ( 1111B) and a free space consisting of a combination of the upper bit 3H (0011B) and the lower bits 8H (0111B) to FH (1111B) (in the past, no instruction data has been assigned or assigned instruction data Allocated to the deleted area).

  As described above, the instruction data of the EXESUB instruction is configured such that a fixed value bit is inserted between the variable value bit and the variable value bit, thereby grouping the instruction data of the EXESUB instruction. , It becomes possible to allocate to the above-mentioned free space. Therefore, the machine language of the EXESUB instruction data can be easily checked and coding errors can be suppressed.

  Furthermore, as described above, the instruction data of the EXESUB instruction has a variable value bit number (for example, 1 (above 1 Compared with bit 5)), the number of lower-order variable values (for example, 3 (bit 2, bit 1, bit 0 above)) across the fixed value bit is increased (the storage capacity is increased). ), The instruction data of the EXESUB instruction can be grouped and finely allocated to the above-described free area. Therefore, limited hardware resources (for example, patterns that can be defined by 1 byte (256 patterns)) can be used effectively and stored in the storage area of the ROM 306 corresponding to the ROM control area by compressing instruction data. The conventional control program data can be compressed. It should be noted that the number of bits of the upper variable value across the fixed value is larger than the number of bits of the lower variable value across the one or more fixed value bits (the storage capacity is increased). Even if it is comprised, it has the above-mentioned effect.

  Note that the correspondence relationship between the above-described variable values α, β, γ, and δ and the bit 7 to 0 of the instruction data of the EXESUB instruction is not limited to the above-described correspondence relationship. , Bit 2 may be associated with variable value β, bit 1 may be associated with variable ground γ, and bit 0 may be associated with variable value δ.

  Furthermore, the order of the variable values α, β, γ, and δ constituting the instruction data may be any order, but the above-described order (α, β, γ, δ in order from the upper bit), that is, an address described later. By setting m in mn to an order that can be defined by arranging α, β, γ, and δ in order from the upper bits, it is possible to easily check the machine language of the EXESUB instruction data and suppress coding errors.

<EXESUB instruction / supplementary data>
In the present embodiment, supplementary data for the EXESUB instruction is composed of n that is 8-bit data indicating a numerical range of 00H to FFH.
Therefore, the EXESUB instruction has a total of 12 bits configured by arranging m, which is 4-bit data included in the instruction data, and n, which is 8-bit supplemental data, in this order (m is a higher order and n is a lower order). This is an instruction that can call a subroutine having a head address in an address area (0000H to 0FFF) definable by the address mn. That is, n is at least a part of information obtained by removing a part (m) of the identification information from the identification information (binary format) that can identify the head address of the subroutine to be called.

<EXESUB instruction / subroutine call>
FIG. 23 is a diagram conceptually showing an example of address movement by the EXESUB instruction. In this embodiment, m (4-bit data) indicates the lower 4 bits (0H to FH) of the upper 1 byte among the addresses 0000H to 0FFFH in the ROM area, as shown in FIG. (8-bit data), as shown in FIG. 4B, when the storage area of 100H units (0m00H to 0mFFH: m = 0H to FH) expressed by the upper address m is one block, This is a value indicating an address (00H to FFH) in one block.

  Note that even if the address area where the destination address can be set is defined as either n or m data as upper address data, the effect of reducing the control program data described later can be obtained. By defining m included in the instruction data as upper address data, the instruction data of the EXESUB instruction can be grouped and associated with the address area as shown in FIG. can do.

  In addition, since the instruction data of the EXESUB instruction is configured to include m which is a part of the head address of the subroutine to be called, even if the destination address data is wrong, If erroneous data is included in the instruction data, execution of the control program is stopped, so that coding errors can be suppressed.

  FIG. 24 shows an example of calling the top address of a subroutine by the EXESUB instruction, and FIG. 25 shows an example of instruction data and supplement data of the EXESUB instruction.

  For example, suppose that the address of the control program being executed is 0700H and the start address of the transfer destination subroutine is 03FFH. When this control program is expressed by a CALL instruction, as described above, the relative address (the difference between the source address and the destination address) indicated by the symbol X ′ in FIG. 24 is 0301H (= 0700H-03FFH). This relative address can be expressed by 2 bytes of data, and requires 1 byte of instruction data and 2 bytes of supplementary data for a total of 3 bytes of control program data.

  On the other hand, when this control program is expressed by an EXESUB instruction, the movement to the destination address is conceptually indicated by X ″, and this relative address is 00FFH (= 03FFH-0300H) that can be expressed by 1-byte data. ) That is, as shown in FIG. 25 (a), the EXESUB instruction requires 1 byte of instruction data represented by 0101101B and 1 byte of supplementary data represented by 11111111B, which requires 2 bytes of control program data. .

  An example is given in which the address of the control program being executed is 0700H and the start address of the subroutine to be called is 075FH. In this case, even if this control program is expressed by either a CALL instruction or an EXESUB instruction, as shown above, the relative address of both can be expressed by 1 byte, as indicated by the symbol Y ′ in FIG. 005FH (= 0C5FH-0C00H), and this relative address can be expressed by 1-byte data. However, when this control program is expressed by a CALL instruction, a total of 3 bytes of 1-byte instruction data and 2 bytes of supplementary data are provided. Byte control program data is required.

  On the other hand, when this control program is expressed by an EXESUB instruction, as shown in FIG. 25 (b), a total of 2 bytes of control including 1-byte instruction data represented by 00001111B and 1-byte supplement data represented by 0101111B. Program data is required, and the data per instruction can be reduced by 1 byte compared to the CALL instruction described above.

  Therefore, the control program for executing the EXESUB instruction requires control program data of 2 bytes regardless of the destination address (any address in the storage area (0000H to 0FFFH) that can be defined by 12 bits). As compared with the above CALL instruction, the control program data per instruction can be reduced by 1 byte.

  That is, by using the above EXESUB instruction for a control program for calling a subroutine, a control program (for example, a CALL instruction) for calling a conventional subroutine can be compressed and stored in the storage area of the ROM 306 corresponding to the ROM control area. The conventional control program data can be compressed.

  Note that when executing the EXESUB instruction, the CPU 304 specifically executes the EXEBUS instruction after executing the process of storing the data (2 bytes) stored in the PC register (program counter) in the stack area. Subroutine can be called by executing a process (moving to the start address of the subroutine) that stores the supplementary data (data indicating the start address of the transfer destination subroutine (2 bytes)) in the PC register (program counter) It becomes.

  Further, by using the above EXESUB instruction for the control program for calling the subroutine, the processing speed of the control program for calling the subroutine is improved (the number of states is reduced) than the conventional (for example, CALL instruction) due to the compression of the control program. Less).

  Further, as described above, the ROM area stores all control program data in the storage area of the ROM 306 corresponding to the area (0000H to 0FFFH in the present embodiment) that can be called by the above-described EXEBUS instruction. ROM control area (0000H to 0BB1H in this embodiment) is provided, and at least a ROM in which control program data is stored from an area (0000H to 0FFFH in this embodiment) that can be called by the above-described EXEBUS instruction The area (0BB1H to 0FFFH in this embodiment) excluding the control area (0000H to 0BB1H in this embodiment) is configured to be a non-use area, and the ROM data area follows the non-use area. It is configured as follows.

  In the gaming machine having the ROM area as described above, the CPU 304 is used by using the EXESUB instruction described above as a control program for calling a subroutine (the control program data of the EXESUB instruction is stored in the storage area of the ROM 306 corresponding to the ROM control area). However, since data other than control program data and non-use data is not directly read as instruction data, malfunctioning of the CPU 304 due to a coding error in supplementary data may be prevented.

<Example of control program>
FIG. 26 is a program list showing an example of a control program for the above-described main control unit timer interrupt process. “**” indicates supplementary data for the EXESUB instruction.

  When starting the timer interrupt process, the CPU 304 first executes a process for restarting the WDT, executes a predetermined process (details omitted), and then uses the EXEBUS instructions (1) to (19), respectively. The following subroutine is read out. Input port status update processing, basic random number initial value update processing, basic random number update processing, production random number update processing, timer update processing, winning a prize counter update processing, winning acceptance processing, payout request number transmission processing, general drawing state update processing, Figure-related lottery process special figure prefetch control process, special figure 2 state update process, special figure 1 state update process, special figure 2 related lottery process, special figure 1 related lottery process, command setting transmission process, external output signal setting process, device Monitoring processing is executed, and other processing (details are omitted) is executed. Although not described in detail, the start address of the subroutine called by the above-described EXESUB instructions (1) to (19) is included in the ROM control area (0000H to 0BB0H in this embodiment).

  In this way, the above EXEBUS instruction is used for the control program that calls the subroutine in the timer interrupt processing (the control program data of the EXESUB instruction is stored in the storage area of the ROM 306 corresponding to the timer interrupt processing area in the ROM control area). Thus, timer interrupt processing can be stabilized.

  By the way, in the development of a gaming machine, a new gaming machine is generally developed by changing (deleting or adding) a part of a conventional control program. In particular, it is desirable to avoid changing the control program as much as possible in order to stabilize game control.

Therefore, it is not necessary to use the above EXEBUS instruction for all the control programs that call subroutines in the ROM area (for example, the timer interrupt processing area), depending on necessity (for example, whether or not the above-described control program data is requested to be compressed). May be used as appropriate.
Furthermore, the above-described EXESUB instruction is a conventional 3-byte instruction control program data (for example, CALL instruction) composed of 1-byte instruction data and 2-byte supplement data, and 1-byte instruction data and 1-byte supplement. Although the control program is compressed into control program data of 2-byte instructions composed of data, any control program that compresses the control program composed of instruction data and supplemental data may be used. In other words, the EXESUB instruction includes instruction data including a part of identification information (binary format) that can identify the start address of a subroutine to be called, and the identification information included in the instruction data is excluded from the identification information. The control program is composed of supplemental data composed of at least a part of information, and more specifically, each of the above-described instruction data and supplemental data has a data length (for example, read by the CPU 304 in one process). It may be an integer multiple of 8 bits).

<Modification of ROM control area>
FIG. 27 shows a ROM control area (in this embodiment) in which control program data is stored rather than an area (0000H to 0FFFH in this embodiment) in which the ROM area can be called by the above-described EXEBUS instruction (EXESUBmn). , 0000H to 11B8H) is a diagram showing a case where it is configured to be wide. FIGS. 28A and 28B are diagrams showing an example in which the area of the top address of a subroutine that can be called by the EXESUB instruction (EXESUBmn) is expanded.

  For example, as shown in FIG. 27, the ROM control area (0000H to 11B8H in this embodiment) is the area of the top address of a subroutine (0000H to 0FFFH in this embodiment) that can be called with the EXEBUS instruction (EXESUBmn). When the area is wider, the ROM control area is composed of an EXESUB target area (0000H to 0FFFH in the present embodiment) and an EXESUB non-target area (for example, 1000H to 11B8H).

  In this case, even if the above-mentioned CALL instruction is used to supplement the instruction for calling the subroutine having the address corresponding to the EXESUB non-target area with the above-mentioned CALL instruction, as described above, it is possible to improve the fun of the game while being stable. It is possible to realize game control.

  However, as shown in FIG. 28, the above effect can be further enhanced by expanding the area of the top address of the subroutine that can be called by the EXESUB instruction (EXESUBmn).

  As specific means, as shown in FIGS. 28A and 28B, a variable value σ, which will be described later, is used to maintain the storage capacity required for the EXESUB instruction (EXESUBmn) and to execute the EXEBUS instruction (EXESUBMn). The command data is expanded. In the following, the variable value σ newly added to the figure will be described.

  The variable value σ is used to extend the EXESUB instruction (EXESUBm′n described later), and as shown in FIG. 28A, the instruction data of the EXESUB instruction (EXESUBm′n described later) (in this embodiment, 8 bits), which changes according to the value of m ′ of the address m′n indicating the start address of the subroutine to be called.

  In the instruction data table, as shown in FIG. 28 (b), the EXESUB instruction (EXESUBm'n) expanded by the variable value σ is an area surrounded by a bold line shown in FIG. It is allocated to an empty area composed of a combination of bit 5H (0101B) and lower bits 8H (1000B) and 9H (1001B).

  Here, m ′ is data having the same role as m shown in FIG. 22A, where m is α of bit 5, β of bit 2, γ of bit 1, and δ of bit 0. In this case, m ′ is a total of 5 bits of data of σ of bit 6, α of bit 5, β of bit 2, γ of bit 1 and δ of bit 0. However, m ′ is data that can express a numerical range of 00H to 11H, and is a part of identification information (binary format) that can identify the head address of a subroutine to be called.

  As described above, the address area (000H to FFF) definable by the address mn is expanded using the EXESUB instruction (EXESUBm'n) in which the variable value σ is provided in the bit 6 of the instruction data of the above EXEBUS instruction (EXESUBmn). (By making the address area definable by the address m′n into 0000H to 11FFH), the subroutine having the address corresponding to the above-mentioned EXESUB non-target area at the top address is called using the EXESUB instruction (EXESUBm′n) Can do.

  The correspondence relationship between the above-described variable values σ, α, β, γ, and δ and the bits 7 to 0 of the instruction data of the EXESUB instruction (EXESUBm'n) is not limited to the above-described correspondence relationship. Similarly, the variable value α may correspond to the bit 4, the variable value β to the bit 2, the variable value γ to the bit 1, the variable value δ to the bit 0, and the variable value δ to the bit 0, and the correspondence described with reference to FIG. It may be the same as the relationship.

  Furthermore, the order of the variable values σ, α, β, γ, and δ constituting the instruction data may be any order, but the above-described order (σ, α, β, γ, δ in order from the upper bit), that is, By setting m ′ of address m′n, which will be described later, in order that can be defined by arranging σ, α, β, γ, and δ from the upper bits in order, it is possible to easily check the machine language of the EXESUB instruction data. Coding mistakes can be suppressed.

  In this way, by providing the above-mentioned EXESUB instruction (EXESUBm'n) corresponding to the above-described ROM control area (for example, 0000H to 11B8H), the data is stored in the storage area of the ROM 306 corresponding to the ROM control area. The conventional control program data can be compressed.

Further, as described above, the ROM area is a ROM control area in which control program data is stored rather than an area (0000H to 11FFH in this embodiment) that can be called by the above-described EXEBUS instruction (EXESUBm'n). (In this embodiment, as shown in FIG. 17 and FIG. 27, the ROM control area provided for each developed game machine may be different among the limited ROM control areas. It is wasteful from the viewpoint of development man-hours and costs, and development of coding mistakes for each such game machine to perform development by using a CPU having each of the above-mentioned EXESUBmn or EXESUBmn'n as instruction data. Cause the difficulty of realizing stable game control. Therefore, even in the amusement machine having a ROM control region shown in FIG. 17, it is preferable using EXESUBm'n to EXESUB instruction.

  Even in this case, the ROM control area (0000H to 0BB1H in this embodiment) stores control program data rather than the area (0000H to 11FFH in this embodiment) that can be called by EXESUBm'n. Therefore, at least an area that can be called by the above-described EXESUBm'n, excluding a ROM control area in which control program data is stored (in this embodiment, 0BB1H to 11FFH) ) In the non-use area, and the ROM data area may follow the non-use area.

<Special drawing state update processing, general drawing state update processing>
Next, a part of the control program for the above-described special figure 2 state update process (step S225), special figure 1 state update process (step S227), and general figure state update process (step S221) will be described with reference to FIG. To do. FIG. 8A shows a part of the control program for the special figure 2 state update process and the special figure 1 state update process, and FIG. The part is extracted.

  For example, in the special figure state update process shown in FIG. 11A, first, by executing the instruction “LD L, Low.vbTokuzuStatus”, the address defined as vbTokuzuStatus in FIG. In the example, the lower byte (60H in this example) of 7E60H which is an address indicating the special figure status storage area provided in the RAM 308 is stored in the L register.

Subsequently, by executing the instruction “JP moReadMemory”, the process moves to moReadMemory (memory reading process) shown in FIG. In this memory read process, first, the instruction “LD H, 7EH” is executed to store 7EH in the H register, and then the instruction “LD A, (HL)” is executed to indicate the HL register. The address (in this example, 7E60H) of the address (in this example, special figure status) is stored in the A register. Subsequently, after executing the instruction “AND A”, the process returns to the special figure state update process of the reading source. It should be noted that the common figure status update process shown in FIG. 6B also uses the common subroutine moReadMemory (memory read process) to read the common figure status stored in the common figure status storage area of the RAM 308. I do,
As described above, when the conventional memory read processing shown in FIG. 5C is used, the address of the special figure status storage area or the general figure status storage area is increased by the instruction “LD H, 7EH”. (7EH) may be analyzed and induce fraud. For this reason, in the present embodiment, the memory read process shown in FIG. 5E is adopted instead of the conventional memory read process shown in FIG.

  In the memory read processing according to this embodiment, the value of the T register is stored in the A register by executing the instruction “LD A, T”. As described above, a specific value ( 7EH) is stored, and therefore 7EH is stored in the A register. The subsequent processing is the same as the conventional processing, but since the T register is used instead of using the immediate value, the upper address (7EH) of the address of the special status status storage area or the normal status storage area is In some cases, there is little risk of analysis and fraud can be prevented. Further, when the immediate value is used, the possibility of coding error increases, for example, when 7EH is erroneously input as 7FH. However, if the T register is used, the coding error may be prevented in advance.

  FIG. 30 is a diagram comparing the machine language of the conventional memory reading process shown in FIG. 29C and the machine language of the memory reading process according to the present embodiment shown in FIG. When the “LD H, 7EH” instruction on the first line in the conventional memory reading process is assembled, the machine language is “267EH” and includes “7EH”. In the conventional memory reading process, There is a possibility that the upper address (7EH) of the address in the normal status storage area will be analyzed. On the other hand, when the “LD A, T” instruction on the first line in the memory read process of the present embodiment is assembled, the machine language is “ED01H” and does not include “7EH”. Therefore, in the memory read process of the present embodiment, There is a very low possibility that the upper address (7EH) of the address of the special figure status storage area or the normal figure status storage area will be analyzed, and it may be possible to prevent fraud.

<Special drawing 1 related lottery processing>
Next, the special figure 1 related lottery process in the above-mentioned main control part timer interruption process is demonstrated using FIG. In addition, the figure is a flowchart which shows the flow of a special figure 1 related lottery process.

  In step S1001, special symbol random number transfer processing is performed. In this special symbol random number transfer process, the random value stored in the primary is transferred (stored) to the special symbol related lottery random number storage area provided in the RAM 308. In step S1002, a special symbol per lottery process is performed. In the lottery processing per special symbol, the above-mentioned special symbol random value (the special symbol 1 random value, the special symbol 2 random value) is compared with the special symbol lottery data stored in the ROM 306 in advance, and the lottery result The 15R big hit flag, the 2R big hit flag, the first small hit flag, the second small hit flag, the first off flag, the second off flag, the special figure probability fluctuation flag, the normal figure probability fluctuation flag, etc. Set and set the special symbol gaming state while fluctuating.

  In step S1003, a display symbol lottery process is performed. In this display symbol lottery process, a lottery for comparing the display symbol determination random number stored in the RAM 308 with the display symbol lottery data stored in advance in the ROM 306 is performed. Figure A), 15R jackpot symbol (Special Figure B), Sudden Probability Variation (Special Figure C), Sudden Short-Time Design (Special Figure D), Hidden Probability Variation (Special Figure E), Sudden Normal Design (Special Figure F), No. One small symbol (Special G), second small symbol (Special H), first off symbol (Special I), and second off symbol (Special J) are set. .

  In step S1004, a special symbol variation time lottery process is performed (details will be described later). In step S1005, a special symbol variation time setting process is performed. In this special symbol variation time setting process, a timer corresponding to the variation pattern (pattern number) acquired in the special symbol variation time lottery process in step S1004 is set (stored) as a special symbol variation timer. In step S1006, special symbol on-hold information migration processing is performed. In this special symbol hold information transfer process, the special symbol hold information is transferred (stored) to the previous storage area in the order of change, and then the process ends.

<Data table and variable storage area of main controller>
Next, a part of the data table stored in the ROM 306 of the main control unit 300 and a part of the variable storage area provided in the RAM 308 will be described with reference to FIGS. 32 and 33.

<Table selection table>
FIG. 32A shows an example of the table selection table. FIG. 33 shows a part of the definition of the data table stored in the ROM 306 of the main control unit 300 and the variable storage area provided in the RAM 308. It is an example of the program list which showed a part of definition of.

  In the table selection table shown in FIG. 32 (a), the destination address indicating the address of the ROM 306 in which the first variation pattern selection table (to be described later) is stored is 0 for each number of special figure variation games held. It is divided and stored in four for individual use. Specifically, 174FH is stored in the 2-byte storage area of the ROM 306 corresponding to the addresses 1600H to 1601H of the ROM data area as the destination address of the first variation pattern selection table to be referred to when the number of holds is 0. (1600 DEFB 174FH). In addition, 174FH is stored in the 2-byte storage area of the ROM 306 corresponding to the addresses 1602H to 1603H of the ROM data area as the destination address of the first variation pattern selection table to be referred to when the number of holds is 1 ( 1602 DEFB 174FH). Further, 174FH is stored in the 2-byte storage area of the ROM 306 corresponding to the addresses 1604H to 1605H of the ROM data area as the destination address of the first variation pattern selection table to be referred to when the number of holds is 2 ( 1604 DEFB 174FH). In addition, 1755H is stored in the 2-byte storage area of the ROM 306 corresponding to the addresses 1606H to 1607H of the ROM data area as the destination address of the first variation pattern selection table to be referred to when the number of holds is 3 ( 1606 DEFB 1755H).

<First variation pattern selection table>
FIG. 32B is a diagram showing an example of the first variation pattern selection table. This first variation pattern selection table stores the difference (offset) between the address of the table and the address where the second variation pattern selection table described later is stored, and the number of random numbers. Specifically, AEH is stored as an offset in the 1-byte storage area of the ROM 306 corresponding to the address 1750H of the ROM data area, and the 1-byte storage area of the ROM 306 corresponding to 1751H that is continuous with this address. 32 stores 20 as the number of random numbers (1750H DEFB AEH, 20), and the storage area of the ROM 306 corresponding to the addresses 1752H to 1759H of the subsequent ROM data area is as shown in FIGS. 32 (b) and 33. In addition, an offset of 1 byte length and the number of random numbers of 1 byte length are alternately and continuously stored. In the first variation pattern selection table, the number of random numbers is indicated by a decimal number.

<Second variation pattern selection table>
FIG. 32C is a diagram showing an example of the second variation pattern selection table. The second variation pattern selection table stores a pattern number and the number of random numbers. Specifically, 01H is stored as a pattern number in the 1-byte storage area of the ROM 306 corresponding to the address 1800H in the ROM data area, and the 1-byte area indicated by 1801H that is continuous with this address is stored in the 1-byte area. , 255 is stored as the number of random numbers (1800H DEFB 01H, 255), and the storage area of the ROM 306 corresponding to the addresses 1802H to 180FH of the subsequent ROM data area is as shown in FIG. 32 (c) and FIG. A pattern number of 1 byte length and the number of random numbers of 1 byte length are stored alternately and continuously. In the second variation pattern selection table, the number of random numbers is indicated by a decimal number.

<Variable storage area>
FIG. 32D is a diagram showing a reserved number storage area, a random number 1 storage area, and a random number 2 storage area provided in the storage area of the RAM 308 corresponding to the addresses 7E40H to 7E42H of the RWM area. A 1-byte storage area of the RAM 308 corresponding to the address 7E40H of the RWM area is provided with a reserved number storage area (7E40 vbHoryuuSP1 DEFS 1), and the reserved number is stored in this reserved number storage area. A random number 1 storage area is provided in the 1-byte storage area of the RAM 308 corresponding to the address 7E41H (7E41 vbRndHendou1 DEFS 1), and the random number 1 is stored in the random number 1 storage area. Further, a random number 2 storage area is provided in the 1-byte storage area of the RAM 308 corresponding to the address 7E42H (7E42 vbRndHendou2 DEFS 1), and the random number 2 is stored in the random number 2 storage area.

<Special symbol variation time lottery processing>
Next, the special symbol variation time lottery process in the special figure 1 related lottery process described above will be described with reference to FIGS. 34 and 35. FIG. 34 is a flowchart showing the flow of the special symbol variation time lottery process, and FIG. 35 is an example of a program list of the special symbol variation time lottery process.

  In step S1101, effect random number acquisition processing is performed. In this effect random number acquisition process, the special figure 1 random value (0 to 255) acquired in the special figure 1 related lottery process is stored in the random value 1 storage area (address of RWM area 7E41H), and The special figure 2 random value (0 to 255) acquired in the special figure 2 related lottery process is stored in the random value 2 storage area (address 7E42H of the RWM area).

  In the next step S1102, the start address (1600H in this embodiment) of the table selection table (FIG. 32A) is transferred to the HL register (LD HL, tableSelectTable). As a result, 1600H is stored in the HL register.

  In the next step S1103, the hold number stored in the above-described hold number storage area (RWM area address 7E40H) is transferred to the A register (LDT A, (40H)). Here, as shown in FIG. 36, the “LDT A, (n: immediate value)” instruction is an instruction for loading data at an address indicating the T register in the upper order and the immediate value in the lower order into the A register. In this embodiment, since 7EH is stored in the T register, when the “LDT A, (40H)” instruction is executed, an address (7E40H) indicating the T register (7EH) as the upper level and the immediate value (40H) as the lower level. ), That is, the number of holds stored in the hold number storage area is loaded (transferred) to the A register. For example, when the hold number stored in the hold number storage area is 2, 02H is loaded (transferred) to the A register.

  In the next step S1104, the value of the A register is added to the value of the A register (ADD A, A). In the above example, 04H is stored in the A register by adding the value (02H) of the A register to the value (02H) of the A register. In the next step S1105, the value of the A register is added to the HL register (ADDTWOONE HL, A). Although details will be described later, the ADDTWOONE instruction (ADDTWOONE HL, A) is an instruction for adding the 1-byte length value stored in the A register to the 2-byte length value stored in the HL register. In the previous example, 1604H is stored in the HL register by adding the value (04H) of the A register to the HL register (1600H).

  In the next step S1106, the value of the address indicated by the HL register is transferred to the DE register (LDTWO DE, (HL)). Here, as shown in FIG. 36, the “LDTWO DE, (HL)” instruction is an instruction for loading data at the address indicated by the HL register into the DE register. In the above example, 174FH is stored in the DE register by transferring the value (174FH) of the address (1604H) indicated by the HL register to the DE register.

  In the next step S1107, the value of the DE register and the value of the HL register are exchanged (EX DE, HL). In the above example, 174FH is stored in the HL register and 1604H is stored in the DE register by exchanging the value (174FH) of the DE register with the value (1604H) of the HL register.

  In the next step S1108, the random number 1 (special symbol variation time determination random number 1) stored in the random number 1 storage area is transferred to the A register (LDT A, (41H)). In this embodiment, since 7EH is stored in the T register, when the “LDT A, (41H)” instruction is executed, an address (7E41H) indicating the T register (7EH) as the higher order and the immediate value (41H) as the lower order. ), That is, random number 1 stored in the random number 1 storage area is loaded (transferred) to the A register. For example, when the random number 1 stored in the random number 1 storage area is 250, 250 is stored in the A register.

  In the next step S1109, the values stored at the next two consecutive addresses after the address indicated by the value of the HL register are transferred to the BC register (INCTENSOU BC, (HL)). As will be described in detail later, the “INCTENSOU BC, (HL)” instruction adds 1 to the 2-byte length value stored in the HL register, and 1 stored in the address indicated by the value of the HL register after the addition. After the byte length value is stored in the lower C register of the BC register, 1 is further added to the 2-byte length value stored in the HL register, and the address indicated by the value of the HL register after the addition is added. This is an instruction for storing the stored 1-byte value in the upper B register of the BC registers. In the above example, 1 is added to the 2-byte length value (174FH) stored in the HL register, and the 1-byte length value (AEH) stored at the address indicated by the HL register value (1750H) after the addition. ) Is stored in the lower C register of the BC register, 1 is further added to the 2-byte length value stored in the HL register, and the address indicated by the value (1751H) of the HL register after the addition is added. The stored 1-byte value (20) is stored in the upper B register of the BC registers.

  In the next step S1110, the value of the B register is subtracted from the value of the A register (SUB B). In the above example, the value (20) of the B register is subtracted from the value (250) of the A register. In the next step S1111, it is determined whether or not a carry has occurred as a result of the subtraction in step S1110, that is, whether or not the result of the subtraction has become a negative value. If applicable, the process proceeds to step S1112. Are repeatedly executed until the condition is satisfied (JP NC, LOOP01). In the previous example, a carry is generated by repeating the processing of steps S1109 to S1111 three times, and when proceeding to step S1112, the value of the B register is 8, the value of the C register is B0H, and the value of the HL register is 1755H. Become.

  In the next step S1112, the value of the C register is added to the value of the HL register (ADDTWOONE). In the above example, 1805H is stored in the HL register by adding the value (B0H) of the C register to the value (1755H) of the HL register. In the next step S1113, the random number 2 (special symbol variation time determination random number 2) stored in the random number 2 storage area (7E42H in this embodiment) is transferred to the A register (LDT A, (42H)). In this embodiment, since 7EH is stored in the T register, when the “LDT A, (42H)” instruction is executed, an address (7E42H) indicating the T register (7EH) as the higher order and the immediate value (42H) as the lower order. ), That is, random number 2 stored in the random number 2 storage area is loaded (transferred) to the A register. For example, when the random number 2 is 148, 148 is stored in the A register.

  In the next step S1114, the values stored in the next two consecutive addresses after the address indicated by the value of the HL register are transferred to the BC register (INCTENSOU BC, (HL)). In the previous example, 1 is added to the 2-byte length value (1805H) stored in the HL register, and the 1-byte length value (04H) stored at the address indicated by the HL register value (1806H) after the addition. ) Is stored in the lower C register of the BC register, 1 is further added to the 2-byte length value stored in the HL register, and the address indicated by the value (1807H) of the HL register after the addition is added. The stored 1-byte value (128) is stored in the upper B register of the BC registers.

  In the next step S1115, the value of the B register is subtracted from the value of the A register (SUB B). In the above example, the value (128) of the B register is subtracted from the value (148) of the A register. In the next step S1116, it is determined whether or not a carry has occurred as a result of the subtraction in step S1115, that is, whether or not the result of the subtraction has become a negative value. If so, the process proceeds to step S1117. The processing of steps S1114 to S1116 is repeatedly executed until it corresponds (JP NC, LOOP02). In the previous example, a carry is generated by repeating the processing of steps S1114 to S1116 twice, and when proceeding to step S1117, the value of the B register is 32, the value of the C register is 05H, and the value of the HL register is 1809H. become. In step S1117, the process ends after other processes are performed.

<Special instruction of main control unit>
Next, a special command provided in the main control unit 300 will be described with reference to FIGS. FIG. 36 is a diagram illustrating a part of the commands included in the main control unit 300 and a description thereof. FIG. 37A is a diagram showing the upper and lower bits of the instruction data of the main control unit 300, and FIG. 37B is a diagram showing an example of the instruction data table.

<Special instruction / LDT instruction>
The “LDT A, (n: immediate value)” instruction, which is one of the special instructions, is an instruction for loading data at an address indicating the T register in the higher order and the immediate value in the lower order as described above. In step S1103 of the special symbol variation time lottery process described above, by executing the “LDT A, (40H)” instruction, the address (7E40H) indicating the T register (7EH) as the higher order and the immediate value (40H) as the lower order. Data, that is, the hold count stored in the hold count storage area is loaded (transferred) to the A register.

  Although not shown, the main control unit 300 further uses “LDT (n: immediate value),” for loading the data stored in the A register into an address indicating the T register as the upper and the immediate value as the lower. A "instruction. On the other hand, an instruction (for example, an instruction such as “LDT A, H”) for loading data at an address indicating the T register as a higher order and a general-purpose register (for example, an H register) as a lower order is stored in the A register. An instruction (for example, an instruction such as “LDTH H, A”) for loading the data into an address indicating the T register as the higher order and the general-purpose register (for example, the H register) as the lower order is not provided.

  That is, the lower byte of the address that can be specified by the LDT instruction is limited to an immediate value, and it is prohibited to specify a general-purpose register. . For this reason, the LDT instruction makes it easy to check the address when checking the program list and the like, and the value of the T register (the upper byte of the address) cannot be changed carelessly. And the occurrence of malfunctions may be reduced.

<Special instructions / LDTWO instructions>
As described above, the “LDTWO OP1, (OP2)” instruction, which is one of the special instructions, loads the data at the addresses indicated by the two registers indicated by the second operand OP2 into the two registers indicated by the first operand OP1. The “LDTWO (OP2), OP1” instruction is an instruction to load the data of the two registers indicated by the first operand OP1 to the address indicated by the two registers indicated by the second operand OP2, for example, In step S1106 of the special symbol variation time lottery process described above, by executing the “LDTWO DE, (HL)” instruction, the value (174FH) of the address (1604H) indicated by the HL register is loaded (transferred) to the DE register. Thus, 174FH is stored in the DE register. When OP2 is a BC register or DE register that is not an HL register, OP1 becomes a BC register, DE register, HL register, IX register, and IY register, and only when OP2 is an HL register, OP1 becomes a BC register, DE register, HL register, AC register, AE register, BD register, IX register, IY register. The LDTWO instruction is suitable for protecting the A register and the HL register.

  In the LDTWO instruction, the required number of states is 14 and the required number of bytes is 2 bytes. On the other hand, when the same processing as the LDTWO instruction is performed by the conventional instruction, as shown in FIG. 36, the required number of states is 14 (= 4 + 6 + 4) and the required number of bytes is 3 (= 1 + 1 + 1). . Therefore, if the LDTWO instruction is used when the address data indicated by the HL register is loaded into the DE register, the processing time of the control program can be shortened and the control burden can be reduced, and the amount of program code can be reduced. In some cases, the storage area of the ROM having a limited memory capacity can be used effectively. Further, even if the program code is increased in order to improve game play, an increase in program capacity and a decrease in processing speed may be suppressed. Also, by reducing the program capacity, it is possible to reduce developer coding errors and check mistakes, facilitate debugging, increase development efficiency, and whether or not it has an appropriate function as a game machine. Even when an external organization confirms, there may be a case where it is possible to provide a gaming table that can prevent mistakes in confirmation work and allow a player to play a game with peace of mind.

<Special instruction / ADDTWOONE instruction>
The ADDTWOONE instruction (ADDTWONE OP1, OP2), which is one of the special instructions, is stored in the register indicated by the second operand OP2 into a 2-byte length value stored in the two registers indicated by the first operand OP1. This is an instruction for adding a 1-byte value (or a 1-byte immediate value indicated by the second operand OP2). The upper 1 byte of the instruction code of the ADDTWOONE instruction is a fixed value (EDH in this example), and the lower byte is a combination of the upper bit 4H (0100B) and the lower bits 0H (0000B) to 2H (0010B) of the instruction data table, It is assigned to a combination of the upper bit 4H (0100B) and the lower bits 4H (0100B) to 7H (0001B), 9H (1001H) of the instruction data table. In this way, by using an instruction area that has been considered as a free area in the past, it is possible to effectively use limited hardware resources and to embed an illegal instruction (hidden instruction) in the free area. In some cases, it is possible to prevent illegal acts and to ensure the fairness of the game. In this embodiment, the instruction code of the special instruction is 2 bytes long, but the byte length of the instruction code is not particularly limited, and may be 1 byte, for example. Further, only a specific instruction (for example, “ADDTWOONE HL, A” instruction) among the ADDTWOONE instructions may have a shorter instruction code (for example, 1 byte length) than other ADDTWOONE instructions. Further, only a specific instruction (for example, “ADDTWOONE HL, A” instruction) in the “ADDTWOONE OP1, A” instruction may have a shorter instruction code (for example, 1 byte length) than other ADDTWOONE instructions. In this case, the convenience of the command can be improved.

  Taking the “ADDTWOONE HL, C” instruction as an example, a value of 1 byte length stored in the C register indicated by the second operand is added to a value of 2 bytes length stored in the pair register HL indicated by the first operand. For example, in step S1112 of the special symbol variation time lottery process described above, by executing “ADDTWOONE HL, C”, a 2-byte length value stored in the HL register The value of the HL register is updated to 1805H by adding the 1-byte length value (B0H) stored in the C register to (1755H). It should be noted that the ADDTWOONE instruction (ADDTWOONE OP1, OP2) is less likely to carry, but the 2-byte length value (for example, FF01H) stored in the HL register is a 1-byte length value (for example, FF01H). When adding (FFH), carry occurs. That is, when a carry occurs after execution of the ADDTWONE instruction (ADDTWOONE OP1, OP2), it can be determined that the H register is FFH.

  Further, in the “ADDTWOONE HL, C” instruction, the required number of states is 8 and the required number of bytes is 2 bytes. On the other hand, when processing similar to that of the “ADDTWOONE HL, C” instruction is performed using a conventional instruction, as shown in FIG. = 1 + 1 + 3 + 1). Therefore, if the “ADDTWOONE HL, C” instruction is used to add the 1-byte length value stored in the C register to the 2-byte length value stored in the HL register, the processing time of the control program can be shortened. In addition, the control burden can be reduced and the amount of program code can be reduced, so that the storage area of the ROM having a limited memory capacity can be used effectively. Further, even if the program code is increased in order to improve game play, an increase in program capacity and a decrease in processing speed may be suppressed. Also, by reducing the program capacity, it is possible to reduce developer coding errors and check mistakes, facilitate debugging, increase development efficiency, and whether or not it has an appropriate function as a game machine. Even when an external organization confirms, there may be a case where it is possible to provide a gaming table that can prevent mistakes in confirmation work and allow a player to play a game with peace of mind.

  Further, in the case of an 8-bit arithmetic instruction that is conventionally provided in the CPU, the addition result (subtraction result in the case of the “SUB A, E” instruction) is input to the A register as in the case of the “ADD A, E” instruction. However, by executing the ADDTWOONE instruction and changing it to the “ADDTWOONE HL, E” instruction, “ADD L, E” is enabled, and it can be preserved without using the A register. As a result of using a wide A register for other instructions, the program capacity may be reduced). In addition, after executing “LD H, 00H” instruction and transferring 00H to the H register, “ADDTWONE HL, E” instruction is executed, the value of the E register is added to the L register, and the “SRL H” instruction is issued. Executing and checking whether or not the L register has overflowed can be saved without using the A register by checking whether or not the carry flag is set (use the A register which is widely used for other instructions) As a result, the program capacity may be reduced.

  In other words, the “ADD A, L” instruction can be executed, the “ADD L, A” instruction cannot be executed, but the “ADDTWONE HL, A” instruction can be executed. By increasing the number of instructions in the instruction set by one, it is possible to increase the number of registers that can store the addition results of 8-bit operations and also enable 16-bit to 8-bit operations. Two functions can be realized.

  In other words, the addition instruction “specific register pair ← specific register pair + specific register” is included in the instruction set, and the lower register of the specific register pair is a register different from the 8-bit arithmetic accumulator.

  Conventionally, since it was not desired to increase the number of instructions in the instruction set, only 16-bit arithmetic and 8-bit arithmetic are mounted. Further, the 16-bit accumulator is only a specific register pair among a plurality of register pairs, and the 8-bit accumulator is Although only a specific register among a plurality of registers is used, a plurality of functions can be realized with a small increase in the number of instructions.

  Also, in order to check whether the HL register is 0, conventionally, after the value of the H register is transferred to the A register with the “LD A, H” instruction, the “OR A, L” instruction is executed and then the 0 flag is set. Whether or not the HL register is 0 is confirmed. That is, since an 8-bit operation is executed to check whether it is 0, an 8-bit operation accumulator (in this case, the A register) has been used. However, it is not necessary to use the A register by checking whether or not the 0 flag is set after the “ADDTWOONE HL, n (00H)” instruction. That is, the “ADDTWONE HL, n” instruction has a function of adding an 8-bit direct value to a 16-bit register pair, a function of checking whether the 16-bit register pair is 0, and a function of preserving the A register. I have. Further, since direct values are used for the instructions, the readability of the program source can be improved.

<Special instruction / INCENSOU instruction>
The INCTENSOU instruction (INCTENSOU OP1, OP2), which is one of the special instructions, adds 1 to the 2-byte length value stored in the two registers indicated by the second operand OP2, and the value of the two registers after the addition The 1-byte length value stored at the address indicated by is stored in the lower register of the two registers indicated by the first operand OP1, and then stored in the two registers indicated by the second operand OP2. 1 is further added to the 2-byte length value, and the 1-byte length value stored in the address indicated by the two register values after the addition is added to the higher order of the two registers indicated by the first operand OP1. This is an instruction for storing in a register. The upper 1 byte of the instruction code of the INCENSOU instruction is a fixed value (EDH in this example), and the lower byte is a combination of the upper bit 1H (0001B) and the lower bits 8H (1000B) to 9H (10001B) of the instruction data table, The higher order bit DH (1101B) and the lower order bits 4H (0100B) to 6H (0110B) are assigned to the instruction data table. In this example, the code of the machine instruction including the accumulator in the first operand OP1 is a serial number (for example, the code of the “INCTENSOU AC, (HL)” instruction is EDD4H, the code of the “INCTENSOU AE, (HL)” is EDD5H). ing. Also, a machine instruction code of a specific INCENSOU instruction (for example, the code of “INCENSOU AE, (HL)” instruction is EDD5H) among instructions including an accumulator in the first operand OP1, and an accumulator is included in the first operand OP1. Among the non-instructions, the machine instruction code of a specific INCENSOU instruction (for example, the code of “INCENSOU BD, (HL)” instruction is EDD6H) is serialized. In addition, a machine instruction code of a plurality of INCENSOU instructions (for example, “INCTENSOU BC, (HL)” instruction code is ED18H, “INTCENSOU DE, ( HL) "instruction code is ED19H) and the machine instruction code of a specific INCENSOU instruction among the instructions that do not include an accumulator in the first operand OP1 (for example, the code of the" INCTENSOU BD, (HL) "instruction is EDD6H) And the numbers apart. In this way, by using an instruction area that has been considered as a free area in the past, it is possible to effectively use limited hardware resources and to embed an illegal instruction (hidden instruction) in the free area. In some cases, it is possible to prevent illegal acts and to ensure the fairness of the game.

  For example, in the case of the “INCENSOU BC, (HL)” instruction, 1 is added to the 2-byte length value stored in the pair register HL indicated by the second operand, and the value is indicated by the value of the pair register HL after the addition. After the 1-byte length value stored in the address (HL) is stored in the lower register C of the pair register BC indicated by the first operand, 2 stored in the pair register HL indicated by the second operand Further, 1 is added to the byte length value, and the 1-byte length value stored in the address (HL) indicated by the value of the pair register HL after the addition is the higher order of the pair register BC indicated by the first operand. This is an instruction for storing in the register B. The INCENSOU instruction is suitable for transferring a value stored in an address subsequent to the address indicated by the value of the HL register to the register. In addition, the INCENSOU instruction determines whether to repeat the instruction based on the value stored in the address indicated by the value stored in the HL register after execution of the instruction. It is suitable to use the instruction because the address indicated by the value stored in the HL register can be set to the next address by adding 1 to the HL register by the instruction.

  For example, in step S1109 of the special symbol variation time lottery process described above, 1 is added to the 2-byte length value (174FH) stored in the HL register by executing “INCENSOUBC, (HL)”. The 1-byte length value (AEH) stored at the address indicated by the value (1750H) of the later HL register is stored in the lower C register of the BC register, and then the 2-byte length stored in the HL register. 1 is added to the value of 1 and the 1-byte length value (20) stored at the address indicated by the value of the HL register (1751H) after addition is stored in the upper B register of the BC registers. Yes.

  In the “INCENSOUBC BC, (HL)” instruction, the required number of states is 14 and the required number of bytes is 2 bytes. On the other hand, when the same processing as the INCENSOU instruction is performed by the conventional instruction, the required number of states is 26 (= 6 + 7 + 6 + 7) and the required number of bytes is 4 bytes (= 1 + 1 + 1 + 1) as shown in FIG. . Therefore, when the value stored in the next two consecutive addresses after the address indicated by the value of the HL register is transferred to the BC register, the processing time of the control program can be obtained by using the “INCTENSOU BC, (HL)” instruction. In addition, it is possible to reduce the control burden and reduce the amount of program code, and in some cases, it is possible to effectively use the storage area of the ROM with a limited memory capacity.

  Further, even if the program code is increased in order to improve game play, an increase in program capacity and a decrease in processing speed may be suppressed. In particular, in the present embodiment, the INCENSOOU instruction is repeatedly executed in the loop process of steps S1109 to S1111 or the loop process of steps S1114 to S1116, so that the effect of reducing the processing speed is high. Also, by reducing the program capacity, it is possible to reduce developer coding errors and check mistakes, facilitate debugging, increase development efficiency, and whether or not it has an appropriate function as a game machine. Even when an external organization confirms, there may be a case where it is possible to provide a gaming table that can prevent mistakes in confirmation work and allow a player to play a game with peace of mind.

<Special instruction / TENSOUINC instruction>
The TENSOUINC instruction (TENSOUINC OP1, OP2), which is one of the special instructions, indicates the 1-byte length value stored in the address indicated by the two register values indicated by the second operand OP2 by the first operand OP1. Two registers indicated by the second operand OP2 after adding 1 to the 2-byte length value stored in the two registers indicated by the second operand OP2 The 1-byte length value stored at the address indicated by the value is stored in the upper register of the two registers indicated by the first operand OP1, and is stored in the two registers indicated by the second operand OP2. This is an instruction for adding 1 to a 2-byte length value. The upper 1 byte of the instruction code of the TENSOUINC instruction is a fixed value (EDH in this example), and the lower byte is a combination of the upper bit 1H (0001B) and the lower bits 6H (0110B) to 7H (0111B) of the instruction data table, The higher order bit DH (1101B) and the lower order bits 0H (0000B) to 2H (0010B) of the instruction data table are assigned. In this example, the code of the machine instruction including the accumulator in the first operand OP1 is a serial number (for example, the code of “TENSOUINC AC, (HL)” is EDD0H, and the code of “TENSOUINC AE, (HL)” is EDD1H). ing. Also, a machine instruction code of a specific TENSOUINC instruction (for example, “TENSOUINC AE, (HL)” instruction code is EDD1H) among instructions including an accumulator in the first operand OP1, and an accumulator is included in the first operand OP1. Among the non-instructions, a machine instruction code of a specific TENSOUINC instruction (for example, a code of “TENSOUINC BD, (HL)” instruction is EDD2H) is serialized. In addition, a machine instruction code of a plurality of TENSOUINC instructions (for example, “TENSOUINC BC, (HL)” instruction code is ED16H, “TENSOUINC DE, ( HL) "instruction code is ED17H), and a specific TENSOUINC instruction machine instruction code (eg," TENSOUINC BD, (HL) "instruction code is EDD2H) among instructions that do not include an accumulator in the first operand OP1. And the numbers apart. In addition, the TENSOUINC instruction and the INCENSOU instruction have the same number of instructions in the first operand OP1 in the TENSOUINC instruction than the INCENSOU instruction (for example, the code of “TENSOUINC BC, (HL)” instruction is ED16H, “INCTENSOU BC, (HL) "instruction code is ED18H). Also, the machine instruction code of the TENSOUINC instruction including the accumulator in the first operand OP1 (for example, the code of “TENSOUIC AC, (HL)” instruction is EDD0H) and the machine instruction of the INCTENSOU instruction including the accumulator in the first operand OP1 Codes (for example, the code of the “INCTENSOU AC, (HL)” instruction is EDD4H) and / or before and after the machine instruction code of the instruction other than the TENSOUINC instruction and the INCENSOU instruction (for example, the code EDD3H) Yes.

  Taking the “TENSOUINC BC, (HL)” instruction as an example, a 1-byte length value stored in the address (HL) indicated by the value of the pair register HL indicated by the second operand is indicated by the first operand. The value of the pair register HL indicated by the second operand is stored in the lower register C of the pair register BC and 1 is added to the 2-byte length value stored in the pair register HL indicated by the second operand. 1 byte length value stored in the address (HL) indicated by is stored in the upper register B of the pair register BC indicated by the first operand, and is stored in the pair register HL indicated by the second operand. This is an instruction for adding 1 to a 2-byte length value. The TENSOUINC instruction is suitable for transferring a value stored in an address after the address indicated by the value of the HL register to the register. In addition, when the TENSOUINC instruction determines whether to repeat the instruction depending on whether or not the value of the B register is 0 after the execution of the instruction, if it is determined to repeat, the HL register is incremented by 1 before the determination. Is suitable for using the instruction. Even when the repeated processing is not performed, after the TENSOUINC instruction, the next process can be performed in the state in which the value of the HL register is incremented by 1, so that the instruction is suitable.

  In the “TENSOUINC BC, (HL)” instruction, the required number of states is 14 and the required number of bytes is 2 bytes. On the other hand, when the same processing as the TENSOUINC instruction is performed by the conventional instruction, as shown in FIG. 36, the required number of states is 26 states (= 7 + 6 + 7 + 6), and the required number of bytes is 4 bytes (= 1 + 1 + 1 + 1). . Therefore, when transferring the address indicated by the value of the HL register and the value stored at the next address to the BC register, the processing time of the control program can be shortened by using the “TENSOUINC BC, (HL)” instruction. In addition to reducing the control burden, the amount of program code can be reduced, and the ROM storage area with limited memory capacity can be used effectively. Further, even if the program code is increased in order to improve game play, an increase in program capacity and a decrease in processing speed may be suppressed. Also, by reducing the program capacity, it is possible to reduce developer coding errors and check mistakes, facilitate debugging, increase development efficiency, and whether or not it has an appropriate function as a game machine. Even when an external organization confirms, there may be a case where it is possible to provide a gaming table that can prevent mistakes in confirmation work and allow a player to play a game with peace of mind. Note that both the INCENSOU instruction and the TENSOUINC instruction may be provided to be executable in the CPU, or only one of them may be provided to be executable.

<Special instruction / CPT instruction>
The “CPT A, (n: immediate value)” instruction, which is one of the special instructions, is an instruction for comparing the contents of the A register with the data at the address indicating the T register as the upper level and the immediate value as the lower level. When “CPT A, (40H)” is executed in a state where 7EH is stored in the T register, the contents of the A register are compared with the data at the address (7E40H) indicating the T register as the upper level and the immediate value as the lower level. .

<Special Instruction / ADDONETWO Instruction>
The ADDONETWO instruction (ADDONETWO OP1, OP2), which is one of the special instructions, is stored in the two registers indicated by the second operand OP2 in the 1-byte length value stored in the register indicated by the first operand OP1. This is an instruction for adding a 2-byte length value (or an immediate value of 2-byte length indicated by the second operand OP2). The upper 1 byte of the instruction code of the ADDONETWO instruction is a fixed value (EDH in this example), and the lower byte is assigned to a combination of the upper bit 4H (0100B) and the lower bit AH (1010B) of the instruction data table. In this way, by using an instruction area that has been considered as a free area in the past, it is possible to effectively use limited hardware resources and to embed an illegal instruction (hidden instruction) in the free area. In some cases, it is possible to prevent illegal acts and to ensure the fairness of the game. Note that the ADDONETWO instruction (ADDONETWO OP1, OP2) is easy to carry, and a 1-byte length value (eg, 00H) stored in the A register is a 2-byte length value (eg, 0100H) stored in the HL register. ) Adds a carry. That is, when the H register is other than 00H, a carry can be generated by executing an ADDONETWO instruction (ADDONETWO OP1, OP2). Note that both the ADDTWOONE instruction and the ADDONETWO instruction may be provided in the CPU, or only one of them may be provided.

<Special instruction / SUBTWOONE instruction>
The SUBTWOONE instruction (SUBTWOONE OP1, OP2), which is one of the special instructions, is stored in the register indicated by the second operand OP2 from the 2-byte length value stored in the two registers indicated by the first operand OP1. This is an instruction for subtracting a 1-byte value (or a 1-byte immediate value indicated by the second operand OP2). The upper 1 byte of the instruction code of the SUBTWOONE instruction is a fixed value (EDH in this example), and the lower byte is assigned to a combination of the upper bit 4H (0100B) and the lower bit 8H (1000B) of the instruction data table. In this way, by using an instruction area that has been considered as a free area in the past, it is possible to effectively use limited hardware resources and to embed an illegal instruction (hidden instruction) in the free area. In some cases, it is possible to prevent illegal acts and to ensure the fairness of the game. The SUBTWOONE instruction (SUBTWOONE OP1, OP2) is difficult to carry, but a 2-byte length value (for example, 0001H) stored in the HL register to a 1-byte length value (for example, 0001H) When subtracting (FFH), a carry occurs. That is, if a carry occurs after executing the SUBTWOONE instruction (SUBTWOONE OP1, OP2), it can be determined that the H register is 00H.

<Modification of data table>
Next, a modified example of the above data table will be described with reference to FIG. This figure shows a modification of the table selection table, the first fluctuation pattern selection table, and the second fluctuation pattern selection table, and corresponds to FIG. 32 described above.

  In the first variation pattern selection table shown in FIG. 32B, the item of the number of random numbers is changed to the item of the upper limit of the random numbers with respect to the first variation pattern selection table shown in FIG. Further, in the second variation pattern selection table shown in FIG. 11C, the value of the number of random numbers is changed with respect to the second variation pattern selection table shown in FIG.

<Modified example of special symbol variation time lottery processing>
Next, a modified example of the special symbol variation time lottery process shown in FIG. 34 will be described with reference to FIG. In addition, the figure is a flowchart which shows the flow of the special symbol fluctuation | variation time lottery process which concerns on a modification.

  In the special symbol variation time lottery process according to this modified example, the process of step S1109 and the process of step S1114 using the “INCTENSOU BC, (HL)” command of the special symbol variation time lottery process shown in FIG. The processing is changed to the processing in step S1150 using the “AC, (HL)” instruction or the processing in step S1152, and the above-described CPT instruction is used in steps S1151 and S1153.

  Specifically, in step S1150, the values stored at two consecutive addresses next to the address indicated by the value of the HL register are transferred to the AC register (INCTENSOU AC, (HL)). For example, when the value of the HL register is 174FH, the value stored in the two consecutive addresses (1750H, 1751H) next to the address indicated by the value of the HL register is transferred to the AC register, so that the A register 19 and AEH are stored in the C register.

  In the next step S1151, by executing “CPT A, (41H)”, the contents of the A register, the data at the address (7E41H) indicating the T register (7EH) as the upper level, and the immediate value (41H) as the lower level, That is, the random number 1 stored in the random number 1 storage area is compared (the random number 1 is subtracted from the value of the A register). In the next step S1154, it is determined whether or not a carry occurs as a result of the comparison (subtraction) in step S1151, that is, whether or not the result of the subtraction has become a positive value. If applicable, the process proceeds to step S1112. If not applicable, the processing of steps S1150 to S1151 is repeatedly executed until it is applicable.

  In step S1152, the values stored in the two consecutive addresses next to the address indicated by the value of the HL register are transferred to the AC register (INCENSOU AC, (HL)). For example, when the value of the HL register is 17FFH, the value stored in the two consecutive addresses (1800H and 1801H) next to the address indicated by the value of the HL register is transferred to the AC register, so that the A register 255 and 01H are stored in the C register.

  In the next step S1153, by executing “CPT A, (42H)”, the contents of the A register, the data of the address (7E42H) indicating the T register (7EH) as the higher order, and the immediate value (42H) as the lower order, That is, the random number 2 stored in the random number 2 storage area is compared (subtracts the random number 2 from the value of the A register). In the next step S1155, it is determined whether or not a carry occurs as a result of the comparison (subtraction) in step S1153, that is, whether or not the result of the subtraction has become a positive value. If applicable, the process proceeds to step S1117. If not applicable, the processing of steps S1152 to S1153 is repeatedly executed until it is applicable.

<Initial setting process>
Next, the initial setting process executed in the initial setting 2 (step S107) of the main control unit main process described above will be described using FIG. 40 and FIG. 40A shows an example of the initial setting data table stored in the ROM 306, and FIG. 40B shows a part of the storage area of the RAM 308 after the initial setting process. FIG. 6C is a flowchart showing the flow of the initial setting process. FIG. 41 is an example of a program list for initial setting processing.

  In step S1201, the 1-byte length value stored in the address (HL) indicated by the value of the HL register by the above-described TENSOUINC instruction (“TENSOUINC BD, (HL)”) After adding 1 to the 2-byte length value stored in the HL register, the 1-byte length value stored in the address (HL) indicated by the HL register value is 1 is added to the 2-byte length value stored in the HL register, for example, the initial address of the initial setting data table shown in FIG. In this case, 7EH is stored in the D register and 3 is stored in the B register.

  In the next step S1202, the 1-byte length value stored in the address (HL) indicated by the value of the HL register by the above-mentioned TENSOUINC instruction (“TENSOUINC AE, (HL)”) After storing 1 in the 2-byte length value stored in the E register and the 2-byte length value stored in the HL register, the 1-byte length value stored in the address (HL) indicated by the HL register value is stored in the AE register. 1 is added to the 2-byte length value stored in the HL register, for example, in the above example, the E register has a value 17H stored in 100FH. The A register stores 01H, which is the value stored in 1010, and the value in the HL register is updated to 1011H.

  In the next step S1203, the value of the A register is stored in the address (DE) indicated by the value of the DE register. In the previous example, 01H, which is the value of the A register, is stored in 7E17H of the RAM 308, which is the address indicated by the value of the DE register (see FIG. 5B).

  In the next step S1204, 1 is subtracted from the value of the B register, and the processing of steps S1202 to S1203 is repeatedly executed until the subtraction result becomes 0 (relative jump to the processing address of step S1202 is executed). If the subtraction result is 0, the process proceeds to step S1205.

  In the above example, when the B register is 2, 20H which is the value stored in 1011H is stored in the E register and the value stored in 1012H is stored in the A register by the processing in step S1202. 16H is stored, the value of the HL register is updated to 1013H, and 16H as the value of the A register is stored in 7E20H of the RAM 308 as the address indicated by the value of the DE register by the processing of step S1203 (same figure). (See (b)).

  If the B register is 1, 3AH which is the value stored in 1013H is stored in the E register and 06H which is the value stored in 1014H is stored in the A register by the processing in step S1202. The value of the HL register is updated to 1015H, and the value of 06H, which is the value of the A register, is stored in 7E3AH of the RAM 308, which is the address indicated by the value of the DE register, by the processing of step S1203 ((b) in the figure). reference). The game settings (various information used for game control) stored in the above 7E17H, 7E20H, 7E3AH include, for example, power status, payout control command processing type, display display status, etc., and the number of game settings is There may be more than one or only one. In addition, the initial setting process (moDataSet) is performed by setting the value of the HL register at the start of processing (the address set in the HL register is set to the head address of another table different from the initial setting data table). Therefore, it may be handled as a general-purpose data setting processing module that can be called from a plurality of processes (for example, can be called using an HL register as an argument). In this case, the program capacity can be reduced and the processing speed can be improved.

  In this initial setting process, since the TENSOUINC instruction is used in steps S1201 and S1202, the number of states can be reduced from the conventional 26 states to 14 states, the processing time can be shortened, and the number of bytes can be reduced. Can be reduced from the conventional 4 bytes to 2 bytes, and the program capacity can be reduced. In particular, in this example, since the TENSOUINC instruction is repeatedly executed in the loop processing of steps S1202 to S204, the effect of reducing the processing speed is high.

  Also, among the TENSOUINC instructions, the instruction (in this embodiment, TENSOUINC AC, (HL), TENSOUINC AE, (HL)) having a pair of an A register (accumulator) and another register as an operand takes the value of the A register. At the same time, the upper byte register (B register and D register in this embodiment) of the pair register (BC register and DE register in this embodiment) is fixed, while the lower byte register (this embodiment) of the pair register is fixed. In the embodiment, only the values of the C register and the E register can be changed, so that more advanced programming than before can be performed, and the program capacity can be reduced and the processing speed can be improved.

  Among the TENSOUINC instructions, the upper byte register (B register in the present embodiment) of the first pair register (BC register in the present embodiment) and the second pair register (DE register in the present embodiment) ) Instruction (TENSOUINC BD, (HL) in this embodiment) having a pair of registers (D register in this embodiment) as operands is higher in the first pair register and the second pair register. Since only the byte register value can be changed, more advanced programming than before is possible, and the program capacity can be reduced and the processing speed can be improved.

Also, among the TENSOUINC instructions, instructions including the B register in the operand (TENSOUINC BC, (HL), TENSOUINC BD, (HL) in the present embodiment) are used, and steps S1202 to S1204 of the above-described initial setting process are used. If the B register is used to determine the number of times loop processing is performed as in the case of loop processing, the program capacity of the loop processing can be reduced and the processing speed can be improved.

The CPU 304 can execute both the TENSOUINC instruction and the INCTENSOU instruction, and the game control program executes both the table search by the first instruction (TENSOUINC) and the table search by the second instruction (INCTENSOU). May be.

  The “table search” may have a meaning according to a general term, for example, a table composed of one or more rows and one or more columns (for example, the first variation pattern selection table of FIG. 32 and FIG. 38). The second variation pattern selection table (initial setting data table of FIG. 40) may be used to search for a corresponding row, and the process of extracting the value of one or more columns of the row may be indicated. It is good also as processing which derives the position (for example, line number). Similarly, a process for finding a corresponding column and extracting a value of one or a plurality of rows of the column may be indicated, or a process for deriving a column position (for example, a column number) in the table of the searched column. Good.

  The process of finding the corresponding row here corresponds to the specific row when the value or values you are looking for match or relate to the value of one or more specific columns in the specific row in the table. It is also possible to perform processing such as making a The process for finding the corresponding column may be the same.

<Embodiment 2>
Hereinafter, the gaming machine (slot machine 1100) according to Embodiment 2 of the present invention will be described in detail with reference to the drawings.

<Overall configuration>
First, the overall configuration of the slot machine 1100 according to the second embodiment of the present invention will be described with reference to FIG. This figure is an external perspective view of the slot machine 1100 as seen from the front side (player side).

  A slot machine 1100 shown in the figure includes a main body 1101 and a front door 1102 that is attached to the front surface of the main body 1101 and can be opened and closed with respect to the main body 1101. Inside the center of the main body 1101 (not shown), three reels (left reel 1110, middle reel 1111 and right reel 1112) having a plurality of types of symbols arranged on the outer peripheral surface are stored and rotated inside the slot machine 1100. It is configured to be able to. These reels 1110 to 1112 are rotationally driven by a driving device such as a stepping motor.

  In the present embodiment, an appropriate number of symbols are printed on the belt-like member at equal intervals, and the reels 1110 to 1112 are configured by attaching the belt-like member to a predetermined circular cylindrical frame member. When viewed from the player, the symbols on the reels 1110 to 1112 are generally displayed in the vertical direction from the symbol display window 1113 so that a total of nine symbols can be seen. Then, by rotating the reels 1110 to 1112, the combination of symbols that can be seen by the player varies. That is, each of the reels 1110 to 1112 functions as a display device that displays a plurality of combinations of symbols in a variable manner. In addition to the reel, an electronic image display device such as a liquid crystal display device can also be used as such a display device. In this embodiment, three reels are provided in the center of the slot machine 1100. However, the number of reels and the installation position of the reels are not limited to this.

  Backlights (not shown) for illuminating individual symbols displayed on the symbol display window 1113 are arranged on the rear surfaces of the reels 1110 to 1112. It is desirable that the backlight is shielded for each symbol so that the individual symbols can be illuminated evenly. In the slot machine 1100, an optical sensor (not shown) including a light projecting unit and a light receiving unit is provided in the vicinity of each reel 1110 to 1112. The light projecting unit and the light receiving unit of this optical sensor are provided. A light shielding piece of a certain length provided on the reel passes between the two. Based on the detection result of this sensor, the position of the symbol on the reel in the rotation direction is determined, and the reels 1110 to 1112 are stopped so that the target symbol is displayed on the winning line.

  The winning line display lamp 1120 is a lamp indicating a winning line 1114 that is valid. The effective pay line is determined in advance by the number of medals bet as a game medium. There are 5 winning lines 1114. For example, when one medal is bet, the middle horizontal winning line is valid, and when two medals are betted, the upper horizontal winning line and the lower horizontal winning line are added. If three are valid and three medals are bet, five lines including a right-down winning line and an upper-right winning line are valid as winning lines. Note that the number of winning lines 1114 is not limited to five. For example, when one medal is bet, the middle horizontal winning line, the upper horizontal winning line, the lower horizontal winning line, the right The down line and the upper right line may be set as valid pay lines, and the same number of pay lines may be set as valid pay lines regardless of the number of bets.

  The notification lamp 1123 is, for example, a lamp that informs the player that a specific winning combination (specifically, a bonus) has been won internally in an internal lottery to be described later, or that a bonus game is in progress. The game medal insertable lamp 1124 is a lamp for notifying that the player can insert a game medal. The replay lamp 1122 informs the player that the current game can be replayed (the medal insertion is unnecessary) when winning a replay that is one of the winning combinations in the previous game. It is a lamp. The reel panel lamp 1128 is an effect lamp.

  The bet buttons 1130 to 1132 are buttons for inserting a predetermined number of medals (referred to as credits) stored electronically in the slot machine 1100. In this embodiment, every time the bet button 1130 is pressed, a maximum of three cards are inserted, two are inserted when the bet button 1131 is pressed, and three are inserted when the bet button 1132 is pressed. It has become so. Hereinafter, the bet button 1132 is also referred to as a MAX bet button. The game medal insertion lamp 1129 lights up a number of lamps corresponding to the number of inserted medals, and when a specified number of medals are inserted, a game start is informed that a game start operation is possible. The lamp 1121 is turned on.

  The medal slot 1141 is an slot for a player to insert a medal when starting a game. In other words, the insertion of medals can be performed electronically by using the bet buttons 1130 to 1132, or an actual medal can be inserted (insertion operation) from the medal insertion slot 1141, and the insertion includes both. is there. The stored number display 1125 is a display for displaying the number of medals stored electronically in the slot machine 1100. The game information display 1126 is a display for displaying various types of internal information (for example, the number of medals paid out during a bonus game) as numerical values. The payout number display 1127 is a display for displaying the number of medals to be paid out to the player as a result of winning a winning combination. The stored number display 1125, the game information display 1126, and the payout number display 1127 are 7-segment (SEG) displays.

  The start lever 1135 is a lever type switch for starting the rotation of the reels 1110 to 1112. That is, when a desired medal number is inserted into the medal insertion slot 1141 or when the bet buttons 1130 to 1132 are operated and the start lever 1135 is operated, the reels 1110 to 1112 start to rotate. The operation on the start lever 1135 is referred to as a game start operation.

  The stop button unit 1136 is provided with stop buttons 1137 to 1139. Stop buttons 1137 to 1139 are button-type switches for individually stopping the reels 1110 to 1112 that have started rotating by operating the start lever 1135, and are associated with the reels 1110 to 1112. Hereinafter, the operation on the stop buttons 1137 to 1139 is referred to as a stop operation, the first stop operation is referred to as a first stop operation, the next stop operation is referred to as a second stop operation, and the last stop operation is referred to as a third stop operation. Note that a light emitter may be provided inside each stop button 1137 to 1139, and when the stop button 1137 to 1139 can be operated, the light emitter may be turned on to notify the player.

  The medal return button 1133 is a button for pressing and removing a medal when the inserted medal is clogged. The payment button 1134 is a button for adjusting the medals stored electronically in the slot machine 1100 and the bet medals and discharging them from the medal payout exit 1155. Door key hole 1140 is a hole into which a key for unlocking front door 1102 of slot machine 1100 is inserted. Below the stop button unit 1136, a title panel 1162 for displaying a model name and pasting various types of certificate stamps is provided. At the bottom of the title panel 1162, a medal payout opening 1155 and a medal tray 1161 are provided.

  The sound hole 1180 is a hole for outputting the sound of a speaker provided inside the slot machine 1100 to the outside. Side lamps 1144 provided at the left and right portions of the front door 1102 are decorative lamps for exciting games. An effect device 1160 is disposed above the front door 1102, and a sound hole 1143 is provided above the effect device 1160. This effect device 1160 includes a shutter (shielding device) 1163 including two right shutters 1163a and 1163b that can be opened and closed in a horizontal direction, and a liquid crystal display device 1157 (effect image) disposed on the back side of the shutter 1163. And a display screen of the liquid crystal display device 1157 appears on the front side (player side) of the slot machine 1100 when the right shutter 1163a and the left shutter 1163b are opened horizontally in front of the liquid crystal display device 1157. It has become. In addition, the display device is not limited to a liquid crystal display device, but may be any display device that can display various effect images and various game information. , A reel (drum), or a display device including a projector and a screen. Further, the display screen has a rectangular shape and is configured so that the player can visually recognize the entire display screen. In the case of this embodiment, the display screen is rectangular, but may be square. In addition, a decorative object (not shown) may be provided on the periphery of the display screen, and a part of the peripheral edge of the display screen may be hidden by the decorative object, so that the display screen looks irregular. In the present embodiment, the display screen is a flat surface, but may be a curved surface.

  FIG. 43 is a front view showing the slot machine 1100 with the front door 102 opened. The main body 1101 is a box that is surrounded by an upper surface plate 1261, a left side plate 1260, a right side plate 1260, a lower surface plate 1264, and a back plate 1242 and opens to the front. Inside the main body 1101, a main control board storage case 1210 in which a main control board is stored is disposed at a position that does not overlap with the ventilation opening 1249 provided in the upper part of the back plate 1242. Below the three reels 1110 to 1112 are arranged. On the side plate 1260 on the left side of the main control board storage case 1210 and the reels 1110 to 1112, a sub control board storage case 1220 storing the sub control board is disposed. The right side plate 1260 is attached with an external concentration terminal plate 1248 that is connected to the main control board and outputs information of the slot machine 1100 to an external device.

  The bottom plate 1264 is provided with a medal payout device 1180 (device for paying out medals accumulated in a bucket), and has a power supply board above the medal payout device 1180, that is, below the reels 1110 to 1112. A power supply device 1252 is provided, and a power switch 1244 is provided on the front surface of the power supply device 1252. The power supply device 1252 converts the AC power supplied from the outside to the slot machine 1100 into a direct current, converts it into a predetermined voltage, and supplies it to each control unit and each device such as a main control unit 1300 and sub-control units 1400 and 1500 described later. To do. Furthermore, a power storage circuit (for example, a capacitor) for supplying power to a predetermined part (for example, the RAM 1308 of the main control unit 1300) for a predetermined period (for example, 10 days) even after the external power supply is cut off is provided. Yes.

  A medal auxiliary storage 1240 is arranged on the right side of the medal payout device 1180, and an overflow terminal is arranged behind this (not shown). The power supply device 1252 is provided with a power cord connecting portion for connecting a power cord 1264, and the power cord 1264 connected thereto extends to the outside through a power cord hole 1262 provided in the back plate 1242 of the main body 1101. Yes.

  The front door 1102 is hinged to the left side plate 1260 of the main body 1101 via a hinge device 1276, and an effect device 1160 and an effect control board (which controls the effect device 1160) are provided above the symbol display window 1113. An upper speaker 1272 is provided. At the bottom of the symbol display window 1113, a medal selector 1170 for selecting inserted medals, a passage 1266 through which medals pass when the medal selector 1170 drops illegal medals etc. on the medal tray 1161, etc. are provided. Yes. Further, a bass speaker 1277 is provided at a position corresponding to the sound hole 1180.

  The circuit configuration of the control unit of the slot machine 1100 will be described in detail with reference to FIG. This figure shows a circuit block diagram of the control unit.

  The control unit of the slot machine 1100 can be broadly divided into a main control unit 1300 that mainly controls the progress of a game (for example, detection of an operation by a player, transition of a game state, game medium payout control, determination of success / failure, etc.). In response to a command signal transmitted from the main control unit 1300 (hereinafter simply referred to as “command”), a first sub control unit 1400 that mainly controls production and a command transmitted from the first sub control unit 1400 And a second sub-control unit 1500 that controls various devices based on the above.

<Main control unit>
First, the main control unit 1300 of the slot machine 1100 will be described. The main control unit 1300 includes a basic circuit 1302 that controls the entire main control unit 1300. The basic circuit 1302 includes a CPU 1304, control program data, lottery data used during an internal lottery for a winning combination, and reel stop. ROM 1306 for storing position, RAM 1308 for temporarily storing data, I / O 1310 for controlling input / output of various devices, counter timer 1312 for measuring time, frequency, etc. WDT (watchdog timer) 1314 is mounted. Note that another storage device may be used for the ROM 1306 and the RAM 1308, and this is the same for the first sub-control unit 1400 and the second sub-control unit 500 described later. The CPU 1304 of the basic circuit 1302 operates by inputting a clock signal of a predetermined period output from the crystal oscillator 1314 as a system clock. Further, when the power is turned on, the CPU 1304 transmits the frequency division data stored in the predetermined area of the ROM 1306 to the counter timer 1312. The counter timer 1312 sets the interrupt time based on the received frequency division data. An interrupt request is transmitted to the CPU 1304 at every interrupt time. In response to this interrupt request, the CPU 1304 executes monitoring of each sensor and transmission of drive pulses. For example, when the clock signal output from the crystal oscillator 1314 is set to 8 MHz, the frequency division value of the counter timer 1312 is set to 1/256, and the data for frequency division in the ROM 1306 is set to 47, the interrupt reference time is 256 × 47 ÷ 8 MHz. = 1.504 ms.

  The main control unit 1300 includes a random number generation circuit 1316 that is used as a hardware random number counter that fluctuates a numerical value in the range of 0 to 65535, and an activation signal output circuit that outputs an activation signal (reset signal) when the power is turned on. The CPU 1304 starts game control when a start signal is input from the start signal output circuit 1338 (starts main processing main processing described later).

  Further, the main control unit 1300 includes a sensor circuit 1320, and the CPU 1304 is inserted from various sensors 1318 (a bet button 1130 sensor, a bet button 1131 sensor, a bet button 1132 sensor, and a medal slot 1141 at every interruption time. Medal acceptance sensor, start lever 1135 sensor, stop button 1137 sensor, stop button 1138 sensor, stop button 1139 sensor, settlement button 1134 sensor, medal payout sensor for medals paid out from the medal payout device 1180, index sensor for reel 1110 , The index sensor of the reel 1111, the index sensor of the reel 1112, etc.).

  When the sensor circuit 1320 detects the H level of the start lever sensor, a signal indicating this detection is output to the random number generation circuit 1316. The random number generation circuit 1316 that has received this signal latches the value at that timing and stores it in a register that stores the random number value used for the lottery.

  Two medal acceptance sensors are installed in the internal passage of the medal insertion slot 1141 and detect whether or not a medal has passed. Two start lever 1135 sensors are installed inside the start lever 1135 and detect a start operation by the player. The stop button 1137 sensor, the stop button 1138 sensor, and the stop button 1139 are installed in each of the stop buttons 1137 to 1139, and detect the operation of the stop button by the player.

  The bet button 1130 sensor, the bet button 1131 sensor, and the bet button 1132 sensor are installed in each of the medal insertion buttons 1130 to 1132, and the medal stored electronically in the RAM 1308 is inserted as an inserted medal into the game. Detecting the input operation when The settlement button 1134 sensor is provided on the settlement button 1134. When the settlement button 1134 is pressed once, medals stored electronically are settled. The medal payout sensor is a sensor for detecting a medal paid out by the medal payout device 1180. Each of the above sensors may be a non-contact type sensor or a contact type sensor.

  The index sensor of the reel 1110, the index sensor of the reel 1111, and the index sensor of the reel 1112 are installed at predetermined positions on the mounting bases of the respective reels 1110 to 1112. Becomes L level. When detecting this signal, the CPU 1304 determines that the reel has made one rotation, and resets the reel rotation position information to zero.

  The main control unit 1300 is provided in a drive circuit 1322 for driving a stepping motor provided in the reel devices 1110 to 1112, a drive circuit 1324 for driving a solenoid provided in a medal selector 1170 for selecting inserted medals, and a medal payout device 1180. A drive circuit 1326 for driving the motor, various lamps 1338 (a winning line display lamp 1120, a notification lamp 1123, a game medal insertion enable lamp 1124, a re-game lamp 1122, a game medal insertion lamp 1129, a game start lamp 1121, and a stored number display. A driving circuit 1328 for driving a device 1125, a game information display 1126, and a payout amount display 1127).

  In addition, an information output circuit 1334 (external concentration terminal board 1248) is connected to the basic circuit 1302, and the main controller 1300 is connected to an external hall computer (not shown) or the like via the information output circuit 1334. The gaming information (for example, gaming state) of the slot machine 1100 is output to the information input circuit 1652 provided.

  The main control unit 1300 includes a voltage monitoring circuit 1330 that monitors the voltage value of the power supplied from the power management unit (not shown) to the main control unit 1300, and the voltage monitoring circuit 1330 includes the voltage of the power supply. When the value is less than a predetermined value (9 v in this embodiment), a low voltage signal indicating that the voltage has decreased is output to the basic circuit 1302.

  The main control unit 1300 includes an output interface for transmitting a command to the first sub control unit 1400 and enables communication with the first sub control unit 1400. Information communication between the main control unit 1300 and the first sub control unit 1400 is one-way communication, and the main control unit 1300 is configured to transmit a signal such as a command to the first sub control unit 1400. However, the first sub-control unit 1400 is configured not to transmit a signal such as a command to the main control unit 1300.

<Sub control unit>
Next, the first sub control unit 1400 of the slot machine 1100 will be described. The first sub control unit 1400 includes a basic circuit 1402 that receives a control command transmitted from the main control unit 1300 via an input interface and controls the entire first sub control unit 1400 based on the control command. The basic circuit 1402 includes a CPU 1404, a RAM 1408 for temporarily storing data, an I / O 1410 for controlling input / output of various devices, and a counter timer 1412 for measuring time and frequency. It is installed. The CPU 1404 of the basic circuit 1402 operates by inputting a clock signal of a predetermined period output from the crystal oscillator 1414 as a system clock. The ROM 406 stores a control program and data for controlling the entire first sub-control unit 1400, a backlight lighting pattern, data for controlling various displays, and the like.

  The CPU 1404 transmits the frequency dividing data stored in the predetermined area of the ROM 1406 to the counter timer 1412 via the data bus at a predetermined timing. The counter timer 1412 determines an interrupt time based on the received frequency division data, and transmits an interrupt request to the CPU 1404 at each interrupt time. The CPU 1404 controls each IC and each circuit based on the interrupt request timing.

  The first sub-control unit 1400 is provided with a sound source IC 1418, and the sound source IC 1418 is provided with speakers 1272 and 1277 via an output interface. The sound source IC 1418 controls sound output from the amplifiers and speakers 1272 and 1277 in accordance with a command from the CPU 1404. The sound source IC 1418 is connected to an S-ROM (sound ROM) in which sound data is stored. The sound data acquired from the ROM is amplified by an amplifier and output from the speakers 1272 and 1277.

  The first sub-control unit 1400 is provided with a drive circuit 1422, and various lamps 1420 (upper lamp, lower lamp, side lamp 1144, title panel 1162 lamp, etc.) are connected to the drive circuit 1422 through an input / output interface. It is connected.

  The CPU 1404 transmits and receives signals to the second sub control unit 1500 via the output interface. Second sub-control unit 1500 performs various controls of effect device 1160 including display control of effect image display device 1157. Note that the second sub-control unit 1500 is, for example, a control unit that controls display of the liquid crystal display device 1157 and a control unit that controls various driving devices for effects (for example, a control unit that controls motor driving of the shutter 1163). For example, it may be configured by a plurality of control units.

  The second sub control unit 1500 includes a basic circuit 1502 that receives the control command transmitted from the first sub control unit 1400 via the input interface and controls the entire second sub control unit 1500 based on the control command. The basic circuit 1502 includes a CPU 1504, a RAM 1508 for temporarily storing data, an I / O 1510 for controlling input / output of various devices, and a counter timer for measuring time and frequency 1512. The CPU 1504 of the basic circuit 1502 operates by inputting a clock signal of a predetermined period output from the crystal oscillator 1514 as a system clock. The ROM 506 stores a control program and data for controlling the entire second sub control unit 1500, data for image display, and the like.

  The CPU 1504 transmits the frequency dividing data stored in the predetermined area of the ROM 1506 to the counter timer 1512 via the data bus at a predetermined timing. The counter timer 1512 determines an interrupt time based on the received frequency division data, and transmits an interrupt request to the CPU 1404 at each interrupt time. The CPU 1504 controls each IC and each circuit based on the interrupt request timing.

The second sub control unit 1500 is provided with a drive circuit 1530 for driving the motor of the shutter 1163, and the drive circuit 1530 is provided with a shutter 1163 via an output interface. The drive circuit 1530 outputs a drive signal to a stepping motor (not shown) provided in the shutter 1163 in response to a command from the CPU 1504.
The second sub-control unit 1500 is provided with a sensor circuit 1532, and a shutter sensor 1538 is connected to the sensor circuit 1532 via an input interface. The CPU 1504 monitors the state of the shutter sensor 1538 every interruption time.

  The second sub control unit 1500 is provided with a VDP 1534 (video display processor), and a ROM 1506 and a VRAM 1536 are connected to the VDP 1534 through a bus. The VDP 1534 reads out image data and the like stored in the ROM 1506 based on a signal from the CPU 1504, generates a display image using the work area of the VRAM 1536, and displays the image on the effect image display device 1157.

<Pattern arrangement>
Next, the symbol arrangement applied to each of the reels 1110 to 1112 will be described with reference to FIG. This figure is a diagram in which the arrangement of symbols applied to each reel (left reel 1110, middle reel 1111, right reel 1112) is developed in a plane.

  In each reel 1110 to 1112, a plurality of types (eight types in the present embodiment) of symbols shown on the right side of the same figure are arranged by a predetermined number of frames (21 frames of numbers 0 to 20 in the present embodiment). Also, numbers 0 to 20 shown at the left end of the figure are numbers indicating the arrangement positions of symbols on the reels 1110 to 1112. For example, in the present embodiment, the “Replay” symbol is assigned to the number 1 frame on the left reel 1110, the “Bell” symbol is assigned to the number 0 frame on the middle reel 1111, and the “No. 2” symbol is assigned to the number 2 frame on the right reel 1112. "Watermelon" design is arranged respectively.

<Type of winning prize>
Next, the types of winning combinations of the slot machine 1100 will be described with reference to FIG. This figure shows the types of winning combinations (including actuating combinations), symbol combinations corresponding to each winning combination, and the operation or payout of each winning combination.

  Of the winning combinations in the present embodiment, the big bonuses (BB1, BB2) and the regular bonus (RB) are used as a combination for shifting to the bonus game, and the replay (replay) is a replay without newly inserting a medal. Each winning combination is sometimes distinguished from a winning combination and sometimes called an “acting combination”. However, in the “winning combination” in this embodiment, a big bonus, a regular bonus, and a replay that are operating combinations are included. included. In addition, the “winning” in the present embodiment includes a case where a symbol combination of an actuator not accompanied by a medal payout (without a medal payout) is displayed on the active line, for example, a big bonus, a regular Includes bonuses and replay wins.

  The winning combination of the slot machine 1100 includes a big bonus (BB1, BB2), a regular bonus (RB), a small combination (cherry, watermelon, bell), and replay (replay). Needless to say, the type of winning combination is not limited to this and can be arbitrarily adopted.

  “Big Bonus (BB1, BB2)” (hereinafter sometimes simply referred to as “BB”) is a special combination (operating combination) in which a big bonus game (BB game), which is a special game, is started by winning a prize. . Corresponding symbol combinations are “white 7-white 7-white 7” for BB1, and “blue 7-blue 7-blue 7” for BB2. Further, flag carryover is performed for BB1 and BB2. That is, when BB1 and BB2 are won internally, a flag indicating this is set (stored in the determination result storage area of the RAM 1308 of the main control unit 1300), but even if BB1 and BB2 are not won in that game, The flag indicating the internal winning is kept until winning, and the BB1 and BB2 are still in the internal winning even after the next game, and the symbol combination corresponding to BB1 "white 7-white 7-white 7", corresponds to BB2. The symbol combination “Blue 7-Blue 7-Blue 7” is in a state of winning a prize.

  The “regular bonus (RB)” is a special combination (operating combination) in which a regular bonus game (RB game) is started by winning. The corresponding symbol combination is “bonus-bonus-bonus”. Note that the RB carries over the flag as well as the above-mentioned BB. However, in the big bonus game (BB game) (details will be described later), the regular bonus game (RB game) is won internally and the combination of symbols is displayed on the winning line. In addition, the regular bonus game is started after the start of the big bonus game, and when the regular bonus game is finished once, the regular bonus game is automatically started so that the next regular bonus game is immediately started. It is good. “Short (cherry, watermelon, bell)” (hereinafter, simply referred to as “cherry”, “watermelon”, “bell”) is a winning combination in which a predetermined number of medals are paid out by winning. The symbol combinations are “cherry-ANY-ANY” for cherry, “watermelon-watermelon-watermelon” for watermelon, and “bell-bell-bell” for bell. The corresponding payout number is as shown in FIG. In the case of “cherry-ANY-ANY”, the symbol of the left reel 1110 may be “cherry”, and the symbol of the middle reel 1111 and the right reel 1112 may be any symbol.

“Replay” is a winning combination (operating combination) in which a game can be performed without inserting a medal (game medium) in the next game by winning, and no medal is paid out. The corresponding symbol combination is “replay-replay-replay” for replay.
<Type of gaming state>
Next, the types of gaming state of the slot machine 1100 will be described. The gaming state is information for identifying the type of lottery data selected in a lottery or the like. In the present embodiment, the gaming state of the slot machine 1100 is roughly divided into a normal game, a BB game, an RB game, and an internal winning game of a big bonus (BB) and a regular bonus (RB). However, the internal winning game may be a division included in the normal game.
<Normal game>
The winning combinations that are internally won for normal games include a big bonus (BB), regular bonus (RB), replay (replay), and small roles (cherry, watermelon, bell).

  “Big Bonus (BB)” is a special combination (operating combination) in which a big bonus game (BB game), which is a special game, is started by winning. “Regular Bonus (RB)” is a special combination (operating combination) that starts a regular bonus game (RB game) upon winning. The “replay” (replay) is a winning combination (operating combination) in which a game can be performed without a medal being inserted in the next game by winning, and no medal is paid out. The “small role” is a winning combination in which a predetermined number of medals are paid out by winning. In addition, the internal winning probability of each combination is a range of random values obtained at the time of internal lottery from numerical data corresponding to the range of lottery data associated with each combination from lottery data prepared for normal games. It is calculated by the value divided by the numerical data (for example, 65535). The lottery data prepared for the normal game is divided into several numerical ranges in advance, and each combination and lose is associated with each numerical range. It is determined whether the random number value obtained as a result of executing the internal lottery is a value corresponding to the lottery data corresponding to which combination, and the internal lottery combination is determined. This lottery data is provided with settings 1 to 6 in which the winning probabilities of at least one combination are different, and a game shop clerk can arbitrarily select and set any set value.

  In the normal game, the internal lottery result is almost lost (big bonus (BB), regular bonus (RB), replay (replay) and small role won), or any stop display result A setting is made so that the stop display result of the losing that does not correspond to the symbol combination of the combination is generally derived, and the total number of medals to be acquired is less than the total number of inserted medals. Therefore, it is a gaming state that is disadvantageous for the player. However, when a predetermined condition is satisfied (for example, when a specific symbol combination is displayed), it is a gaming state that may be changed to increase the probability of internal winning of replaying. In this case, Consumption of medals used for games is suppressed, and a predetermined number of medals are paid out by winning a small role, resulting in a gaming state where the total number of medals earned exceeds the total number of medals inserted, which is beneficial to the player May become a gaming state.

<BB game>
The BB game is set to be in a gaming state that is beneficial to the player. That is, the BB game is in a gaming state in which the total number of medals to be acquired exceeds the total number of medals inserted. In this embodiment, the BB game is started by winning a big bonus (BB), and an RB game (described later) can be continuously executed repeatedly, and a predetermined number (for example, during the game) The process ends when more than 465 medals are obtained. However, the BB game only needs to be able to execute the RB game a plurality of times. For example, when a combination (for example, replay-replay-replay) is set for starting the RB game, and this combination is won internally, or The RB game may be set to start when winning. Furthermore, in the BB game, when the BB general game excluding the RB game during the BB game is executed a predetermined number of times (for example, 30 times), or the number of the RB games executed during the BB game is a predetermined number of times. It may be made to end when it reaches (for example, three times).

<RB game>
The RB game is set so as to be in a gaming state that is beneficial to the player. That is, the RB game is in a gaming state in which the total number of medals to be acquired exceeds the total number of medals inserted. In this embodiment, the RB game is started by winning a regular bonus (RB), and a predetermined role is set to a variation that increases the probability of internal winning (for example, “setting 1” or “normal game”). The internal winning probability 1/15 of “small role 1” is increased to an internal winning probability 1 / 1.2, which is a predetermined value), and a predetermined number (for example, 8 times) It ends when there is a prize. In the RB game, when a predetermined number of times (at least 2 times) is won (for example, 8 times), or when the number of RB games executed during the RB game reaches a predetermined number of times (for example, (8 times). Since the BB game described above can execute the RB game a plurality of times, when a single RB game is performed, the number of medals less than the total number of medals obtained in the BB game is acquired and terminated. Become.

<Big winning (BB) and regular bonus (RB) internal winning games>
The winning combination that is internally won for the internal winning game of the big bonus (BB) and the regular bonus (RB) includes a replay and a small role. The big bonus (BB) and the regular bonus (RB) are not won internally, and are game states in which a symbol combination corresponding to the big bonus (BB) or the regular bonus (RB) can be won.

  However, the probability of the internal winning of the replay may be changed from the next game internally won in the big bonus (BB) and the regular bonus (RB). Until the symbol combination corresponding to the big bonus (BB) and regular bonus (RB) wins, the total number of medals to be acquired is almost the same as the total number of inserted medals, and is compared with the normal game. The gaming state may be beneficial to the player. It should be noted that BB game and RB game are both game states that are beneficial to the player, and may be generally referred to as bonus games or special games.

<Main control unit main processing>
A main control unit main process executed by the CPU 1304 of the main control unit 1300 will be described with reference to FIG. This figure is a flowchart showing the flow of main processing of the main control unit.

  As described above, the main control unit 1300 is provided with the start signal output circuit (reset signal output circuit) 1338 that outputs the start signal (reset signal) when the power is turned on. The CPU 1304 of the basic circuit 1302 to which this activation signal has been input executes a main control unit main process in accordance with a control program stored in advance in the ROM 1306 after being reset by a reset interrupt.

  When the power is turned on, first, various initial settings are made in step S2101. In this initial setting, setting of the stack initial value to the stack pointer (SP) of the CPU 1304, setting of interrupt inhibition, initial setting of the I / O 1310, initial setting of various variables stored in the RAM 1308, operation permission to the WDT 1314, and initial setting Set the value. In step S2103, medal insertion / start operation acceptance processing is executed. Here, it is checked whether or not a medal has been inserted, and the winning line display lamp 1120 is turned on in response to the insertion of the medal. Note that when a re-win is won in the previous game, a process of inserting the same number of medals as the number of medals inserted in the previous game is performed, so that it is not necessary for the player to insert medals. Further, it is checked whether or not the start lever 1135 has been operated. If there is an operation of the start lever 1135, the process proceeds to step S2105.

  In step S2105, the number of inserted medals is determined, and an effective winning line is determined. In step S2107, the random number generated by the random number generation circuit 1316 is acquired. In step S2109, the winning combination lottery table stored in the ROM 1306 is read according to the current gaming state, and an internal lottery is performed using this and the random value acquired in step S2107. As a result of the internal lottery, when any winning combination (including an operating combination) is won internally, the flag of the winning combination is turned ON. In step S2111, reel stop data is selected based on the internal lottery result.

  In step S2113, rotation of all reels 1110 to 1112 is started. In step S2115, the stop buttons 1137 to 1139 can be received. When any one of the stop buttons is pressed, the reel stop control in which one of the reels 1110 to 1112 corresponding to the pressed stop button is selected in step S2111. Stop based on data. When all the reels 1110 to 1112 are stopped, the process proceeds to step S2117. In step S2117, a winning determination is performed. Here, when a symbol combination corresponding to some winning combination is displayed on the activated winning line 1114, it is determined that the winning combination is won. For example, if “bell-bell-bell” is aligned on the activated winning line, it is determined that the player has won the bell. In step S2119, if any winning combination with payout is won, the number of medals corresponding to the winning combination is paid out according to the number of winning lines. In step S2121, a game state control process is performed. In the game state control process, a process related to transition of each game state of normal game, BB game, RB game, and internal winning game is performed, and the game state is shifted when those start conditions and end conditions are satisfied. Thus, one game is completed. Thereafter, returning to step S2103 and repeating the above-described processing, the game proceeds.

<Main control unit 1300 timer interrupt processing>
Next, a main control unit timer interrupt process executed by the CPU 1304 of the main control unit 1300 will be described with reference to FIG. This figure is a flowchart showing the flow of the main control unit timer interrupt process.

  The main control unit 1300 includes a counter timer 1312 that generates a timer interrupt signal at a predetermined cycle (in this embodiment, about once every 2 ms). The main control unit timer interrupt is triggered by this timer interrupt signal. The process is started at a predetermined cycle.

  In step S2201, timer interrupt start processing is performed. In this timer interrupt start process, a process of temporarily saving the value of each register of the CPU 1304 to the stack area is performed. In step S2203, the WDT 1314 is periodically updated (not to detect a processing abnormality) so that the WDT 1314 count value exceeds the initial setting value (32.8 ms in the present embodiment) and a WDT interrupt does not occur. In the embodiment, the restart is performed once every about 2 ms, which is the period of the main control unit timer interrupt.

  In step S2205, input port state update processing is performed. In this input port state update process, the detection signals of the sensor circuits 1320 of the various sensors 1318 are input via the input ports of the I / O 1310 to monitor the presence or absence of the detection signals, and each of the various sensors 1318 is partitioned in the RAM 1308. Store in the provided signal state storage area.

  In step S2207, various game processes are performed. Specifically, an interrupt status is acquired (various interrupt statuses are acquired based on signals from various sensors 1318), and processing according to this status is performed (for example, the interrupt statuses of the acquired stop buttons 1137 to 1139). Based on the stop button reception process). In step S2209, timer update processing is performed. Various timers are updated for each time unit.

  In step S2211, command setting transmission processing is performed, and various commands are transmitted to the first sub-control unit 1400. The output schedule information transmitted to the first sub-control unit 1400 is composed of 16 bits in the present embodiment, bit 15 is strobe information (indicating that data is set when ON), bit 11 -14 are command types (in this embodiment, basic command, start lever reception command, production command accompanying production lottery processing, rotation start command when rotation of reels 1110 to 1112 starts, and operation of stop buttons 1137 to 1139 are accepted. Bits 0 to 10 are command data (stop button reception command accompanying the reels 1110 to 1112, stop position information command accompanying the stop processing of the reels 1110 to 1112, payout number command and payout end command accompanying the medal payout processing, etc.) Predetermined information corresponding to the command type). The first sub-control unit 1400 can determine the effect control according to the change in the game control in the main control unit 1300 by the command type included in the received output schedule information, and is included in the output schedule information. Based on the information of the command data, the contents of effect control can be determined.

  In step S2213, external output signal setting processing is performed. In this external output signal setting process, game information stored in the RAM 1308 is output to an information input circuit 1652 that is separate from the slot machine 1100 via the information output circuit 1334.

  In step S2215, device monitoring processing is performed. In this device monitoring process, first, the signal states of the various sensors 1318 stored in the signal state storage area in step S2205 are read, and the presence or absence of errors relating to medal insertion abnormality and medal payout abnormality is monitored. (Not shown) Error processing is executed. Further, according to the current gaming state, the medal selector 1170 (medal blocker in which a solenoid provided in the medal selector 1170 operates), various lamps 1338, and various 7-segment (SEG) indicators are set.

  In step S2217, it is monitored whether the low voltage signal is on. If the low voltage signal is on (when power supply shutoff is detected), the process proceeds to step S2221. If the low voltage signal is off (power supply shutoff is not detected), the process proceeds to step S2219.

  In step S2219, various processes for ending the timer interrupt end process are performed. In this timer interrupt end process, the value of each register temporarily saved in step S2201 is set in each original register. Then, the process returns to the main control unit main process. On the other hand, in step S2221, a specific variable or stack pointer for returning to the power-off state at the time of power recovery is saved as a return data in a predetermined area of the RAM 1308, and power-off processing such as initialization of the input / output port is performed. Then, the process returns to the main process of the main control unit.

<Processing of First Sub-Control Unit 400>
Next, processing of the first sub control unit 1400 will be described with reference to FIG. 2A is a flowchart of the main process executed by the CPU 1404 of the first sub control unit 1400, and FIG. 2B is a flowchart of the command reception interrupt process of the first sub control unit 1400. . FIG. 10C is a flowchart of the timer interrupt process of the first sub control unit 1400.

  First, in step S2301 in FIG. 11A, various initial settings are performed. When power is turned on, initialization processing is first executed in step S2301. In this initialization process, initial setting of input / output ports, initialization processing of a storage area in the RAM 1408, and the like are performed.

  In step S2303, it is determined whether or not the timer variable is 10 or more. This process is repeated until the timer variable becomes 10, and when the timer variable becomes 10 or more, the process proceeds to step S2305. In step S2305, 0 is assigned to the timer variable. In step S2307, command processing is performed. In the command processing, the CPU 1404 of the first sub control unit 1400 determines whether a command is received from the main control unit 1300.

  In step S2309, an effect control process is performed. In this effect control process, for example, when there is a new command in step S2307, a process corresponding to this command is performed. This process includes, for example, performing a process such as reading effect data from the ROM 1406, and performing an effect data update process when the effect data needs to be updated.

  In step S2311, sound control processing is performed based on the processing result of step 2309. For example, if there is a command to the sound source IC 1418 in the effect data read out in step S2309, this command is output to the sound source IC 1418. In step S2313, lamp control processing is performed based on the processing result of step 2309. For example, if there is a command to the various lamps 1420 in the effect data read in step S2309, this command is output to the drive circuit 1422.

  In step S2315, information output processing is performed to perform setting for transmitting a control command to the second sub-control unit 500 based on the processing result of step 2309. For example, if there is a control command to be transmitted to the second sub control unit 1500 in the effect data read in step S2309, the control command is set to be output, and the process returns to step S2303.

  Next, a command reception interrupt process of the first sub control unit 1400 will be described with reference to FIG. This command reception interrupt process is a process executed when the first sub control unit 1400 detects the strobe signal output from the main control unit 1300. In step S2401 of the command reception interrupt process, the command output from the main control unit 1300 is stored in the command storage area provided in the RAM 1408 as an unprocessed command.

  Next, the first sub control unit timer interrupt process executed by the CPU 1404 of the first sub control unit 1400 will be described with reference to FIG. The first sub-control unit 1400 includes a hardware timer that generates a timer interrupt at a predetermined cycle (in this embodiment, once every 2 ms), and this timer interrupt is used as a trigger to perform timer interrupt processing. Execute in the cycle.

  In step S2501, 1 is added to the value of the timer variable storage area of the RAM 1408 described in step S2303 in the first sub control unit main process, and the result is stored in the original timer variable storage area. Therefore, in step S2303, the value of the timer variable is determined to be 10 or more every 20 ms (2 ms × 10). In step S2503, transmission of a control command to the second sub-control unit 1500 set in step S2315, update processing of a random number for production, and the like are performed.

<Processing of Second Sub-Control Unit 500>
Next, processing of the second sub control unit 1500 will be described with reference to FIG. 2A is a flowchart of the main process executed by the CPU 1504 of the second secondary control unit 1500, and FIG. 2B is a flowchart of the command reception interrupt process of the second secondary control unit 1500. . FIG. 6C is a flowchart of the timer interrupt process of the second sub control unit 1500, and FIG. 4D is a flowchart of the image control process of the second sub control unit 1500.

  First, in step S2601 in FIG. 9A, various initial settings are performed. When power is turned on, initialization processing is first executed in step S2601. In this initialization process, input / output port initialization, storage area initialization in the RAM 1508, and the like are performed.

In step S2603, it is determined whether or not the timer variable is 10 or more, and this process is repeated until the timer variable becomes 10. When the timer variable becomes 10 or more, the process proceeds to step S2605. In step S2605, 0 is assigned to the timer variable.
In step S2607, command processing is performed. In the command processing, the CPU 1504 of the second sub control unit 1500 determines whether a command is received from the CPU 1404 of the first sub control unit 1400.
In step S2609, an effect control process is performed. In this effect control process, for example, when there is a new command in step S2607, a process corresponding to this command is performed. This process includes, for example, performing a process such as reading effect data from the ROM 1506 and performing an effect data update process when the effect data needs to be updated.

  In step S2611, shutter control processing is performed based on the processing result of step S2609. For example, if there is a shutter control command in the effect data read in step S2609, shutter control corresponding to this command is performed. In step S2613, image control processing is performed based on the processing result of step S2609. For example, if there is an image control command in the effect data read in step S2609, image control corresponding to this command is performed (details will be described later), and the flow returns to step S2603.

  Next, a command reception interrupt process of the second sub control unit 1500 will be described with reference to FIG. This command reception interrupt process is a process executed when the second sub control unit 1500 detects a strobe signal output from the first sub control unit 1400. In step S2701 of the command reception interrupt process, the command output from the first sub control unit 1400 is stored in the command storage area provided in the RAM 1508 as an unprocessed command.

  Next, the second sub control unit timer interrupt process executed by the CPU 1504 of the second sub control unit 1500 will be described with reference to FIG. The second sub-control unit 1500 includes a hardware timer that generates a timer interrupt at a predetermined cycle (in this embodiment, once every 2 ms). Execute in the cycle.

  In step S2801, 1 is added to the value of the timer variable storage area of the RAM 1508 described in step S2603 in the second sub-control unit main process, and the result is stored in the original timer variable storage area. Therefore, in step S2603, the value of the timer variable is determined to be 10 or more every 20 ms (2 ms × 10). In step S2803, an effect random number update process is performed.

  Next, the image control process in step S2613 in the main process of the second sub-control unit 1500 will be described with reference to FIG. FIG. 5 is a flowchart showing the flow of image control processing.

  In step S2901, an image data transfer instruction is issued. Here, the CPU 1504 first swaps the designation of the display areas A and B in the VRAM 1536. As a result, the one-frame image stored in the display area not designated as the drawing area is displayed on the effect image display device 1157. Next, the CPU 1504 sets the ROM coordinates (transfer source address of the ROM 1506), VRAM coordinates (transfer destination address of the VRAM 1536) and the like in the attribute register of the VDP 1534 based on the position information table, and then the image from the ROM 1506 to the VRAM 1536. Set an instruction to start data transfer. The VDP 1534 transfers image data from the ROM 1506 to the VRAM 1536 based on the command set in the attribute register. Thereafter, the VDP 1534 outputs a transfer end interrupt signal to the CPU 1504.

  In step S2903, it is determined whether or not a transfer end interrupt signal from VDP 1534 is input. If a transfer end interrupt signal is input, the process proceeds to step S2905. If not, a transfer end interrupt signal is input. Wait for it. In step S2905, parameters are set based on the production scenario configuration table and attribute data. Here, in order to form a display image in the display area A or B of the VRAM 1536 based on the image data transferred to the VRAM 1536 in step S2901, the CPU 1504 has information on the image data constituting the display image (coordinate axes and image sizes of the VRAM 1536). , VRAM coordinates (arrangement coordinates, etc.) are instructed to the VDP 1534. The VDP 1534 performs parameter setting according to the attribute based on the instruction stored in the attribute register.

  In step S2907, a drawing instruction is performed. In this drawing instruction, the CPU 1504 instructs the VDP 1534 to start drawing an image. The VDP 1534 starts drawing an image in the frame buffer in accordance with an instruction from the CPU 1504. In step S2909, it is determined whether or not a generation end interrupt signal from the VDP 1534 based on the end of image drawing is input. If a generation end interrupt signal is input, the process proceeds to step S2911, and if not, a generation end interrupt signal is determined. Wait for input. In step S2911, a scene display counter that is set in a predetermined area of the RAM 1508 and counts how many scene images have been generated is incremented (+1), and the process ends.

  One, a plurality, or all of the features of the present invention described below can be applied to the main control unit 1300 of the slot machine 1100 as well.

  As described above, the pachinko machine 100 (or the slot machine 1100) according to the present embodiment has a CPU (for example, the CPU 304 (or CPU 1304)) that performs game control centering on the progress of the game and data used for the game control. And a storage means for storing the program, wherein the storage means stores a ROM (for example, ROM 306 (or ROM 1306)) that stores a program executed by the CPU, and the CPU performs the game control. RAM (for example, RAM 308 (or RAM 1308)) that can temporarily store data used at the time, and the CPU before the game control is started (for example, “after power-on, the main control unit 300 of Before CPU 304 executes user program (control program) "," After system reset Before the CPU 304 of the main control unit 300 executes the user program (control program), “immediately after the transition to the security mode”, “immediately after the security check result is OK and the transition to the user mode”, “by system reset” During a period of initialization processing, etc.), a specific value (for example, 7EH) indicating the upper address of the top address of the RAM is used (regardless of the program) and a specific register (for example, ROM 306) This is a gaming machine characterized in that it is set in a T register built in a separate CPU 304.

  According to the pachinko machine 100 (or the slot machine 1100) according to the present embodiment, when reading / writing data in the RAM, by fixing the specific register as a value indicating the upper address of the RAM, only the lower address of the RAM is obtained. It is only necessary to specify this, and it is possible to reduce the amount of program code and increase the processing speed, as well as reduce the occurrence of coding errors as a result of not being able to change the value of a specific register carelessly. May be possible.

  In addition, since the game cannot be controlled as desired simply by rewriting the program, there are cases where illegal acts caused by rewriting the program can be effectively prevented. In particular, a user mode in which a user program set by a CPU user can be executed and a non-user mode in which the user program cannot be executed (for example, a security mode) are provided, and the specific value is set in the non-user mode. If the first register is set, it may be possible to prevent an illegal act in which a specific value is altered to another value or a specific value is read out.

  The CPU further includes non-specific registers (for example, an A register, an F register, a B register, a C register, a D register, an E register, an H register, an L register, and a back register thereof), and the specific register Are not provided with an instruction for transferring data via the non-specific register (eg, an instruction for transferring data via the A register to the T register, such as an “LD T, A” instruction). May be provided with an instruction (for example, an “LD T, 7EH” instruction) for setting data.

  With such a configuration, since data is transferred to a specific register as a direct value, it may be easy to check the set data. In addition, since it is configured so that data cannot be transferred to a specific register via another register, the value of the specific register cannot be inadvertently changed, thereby reducing the occurrence of coding errors. There are cases where it is possible. In addition, because specific registers are only allowed to transfer data by direct data, they are used more frequently than other registers that allow both data transfer through registers and direct data transfer. Becomes lower. For this reason, it is possible to increase the efficiency of coding review work and debugging (for example, T register tracing).

  The CPU may be configured to transfer the specific value to the specific register based on an instruction to transfer data to the specific register as a direct value.

  With such a configuration, when the general-purpose register becomes empty due to loop processing or the like, the specific register is temporarily used and then returned to the initial value, so that convenience can be improved.

  Further, the CPU is configured to be able to transfer the specific value to the specific register (for example, transfer by a “POP TI” instruction) based on an instruction to transfer data from the RAM to the specific register. May be.

  With such a configuration, the specific register can be used for specific processing, and the convenience of the specific register can be improved in some cases.

  The RAM includes a first area (for example, a work area of 7E00H to 7EFFH (or an area accessible by an I / O mapped I / O method)) and a second area (for example, a stack area of 7FE0H to 7FFFH ( Alternatively, the specific value may be a value indicating an upper address (7EH) of the first area.

  With such a configuration, when reading and writing data in the first area of the RAM, the specific register is fixed as a value indicating the upper address of the first area of the RAM, thereby lowering the lower address of the first area of the RAM. It is possible to reduce the amount of program code and increase the processing speed, as well as reduce the occurrence of coding errors as a result of the inadvertent change of specific register values. There is a case that can be made. In addition, by fixing the upper address of the first area, there is a case where it is possible to prevent a mistake that an intention to read / write the first area erroneously reads / writes the second area.

  In addition, the CPU can execute an interrupt process (for example, main control unit main process) that is executed based on a predetermined interrupt condition being satisfied, and executes the first interrupt process after the power is turned on. Before that, a process for determining whether the specific value is set in the specific register (for example, a T-registration check process) may be executed. In addition, examples of “before executing the first interrupt process after turning on the power” include other “after power on and before confirming the low voltage state in step S105 of the main control unit main process”, “ For example, after power-on, before confirming whether or not to return to the state before power interruption in step S109 of the main control unit main process, or “before power-on, before confirming the rise of the first sub-control unit”. it can. Further, depending on the result of the “determination process”, a specific value may be set in the specific register as shown in FIG. 11 or error processing may be executed as shown in FIG.

  With such a configuration, it may be possible to determine whether or not the game machine is operating normally by checking the value of the specific register.

  Further, the pachinko machine 100 (or slot machine 1100) according to the present embodiment has a main control unit (for example, the main control unit 300) having a CPU (for example, the CPU 304 (or CPU 1304)) that performs game control centering on the progress of the game. (Or the main control unit 1300)) and a sub control unit (for example, the first sub control unit 400, the second sub control unit 500 (or the first control unit) that performs the game effect control based on the game control of the main control unit. A sub-control unit 1400 and a second sub-control unit 1500)), wherein the CPU uses a load instruction such as a first register (eg, “POP TI command”, “PUSH TI command”). Can be used, but cannot be used in operation instructions (T registers that cannot be directly changed by operation instructions) and second registers (for example, , A register, F register, B register, C register, D register, E register, H register, L register, and back registers thereof) and transfer data to the first register via the second register Instruction (for example, “LD T, A” instruction, such as an instruction to transfer data directly to the T register via the A register), the first register has a direct value (also called an immediate value or an immediate value). The game machine is characterized by comprising an instruction (for example, “LD T, 7EH” instruction) for setting data according to the above.

  According to the pachinko machine 100 (or slot machine 1100) according to the present embodiment, since data is transferred to the first register as a direct value, it is easy to check the set data. There is. In addition, since data is not transferred to the first register via another register, the value of the first register cannot be changed carelessly, resulting in a coding error. There are cases where it can be reduced. In addition, since the first register is only allowed to transfer data by direct value, it is used relatively more than other registers that allow both data transfer via the register and data transfer by direct value. Less frequent. For this reason, it is possible to increase the efficiency of coding review work and debugging (for example, T register tracing).

  The second register includes one specific register (for example, A register) and a plurality of non-specific registers (for example, F register, B register, C register, D register, E register, H register, L register, and the like) And the CPU transfers the data to the non-specific register via the first register (for example, “LD B, T” instruction, T register in the B register) May be provided with an instruction (for example, “LD A, T” instruction) for transferring data to the specific register via the first register.

  With such a configuration, the first register can be made difficult to use compared to other registers, so that the value of the first register cannot be changed carelessly, resulting in a coding error. There are cases where it can be reduced.

  The first register and the second register are 8-bit registers capable of storing 8-bit values, and the non-specific register is a register capable of 16-bit operations in combination with other registers. A register that can form a combination (for example, a BC register, a DE register, and an HL register), but the first register cannot be combined with other registers to form a combination of registers that can perform the 16-bit operation. It may be a simple register.

  With such a configuration, the first register can be made difficult to use compared to other registers, so that the value of the first register cannot be changed carelessly, resulting in a coding error. There are cases where it can be reduced. Note that the T register cannot be combined with any other register to allow a 16-bit operation, but as described above, the “PUSH TI” instruction or the “POP TI” instruction uses I Along with the register, it is possible to save and restore a 16-bit length. In other words, the T register is a register that cannot be used as an operand of an operation instruction but can be used as an operand of a transfer instruction.

  In addition, a storage unit that stores data used for the game control is provided, and the storage unit stores a ROM (for example, ROM 306 (or ROM 1306)) that stores a program executed by the CPU, and the CPU performs the game control. RAM (for example, RAM 308 (or RAM 1308)) that can temporarily store data used at the time, and the CPU before the game control is started (for example, “after power-on, the main control unit 300 of Before the CPU 304 executes the user program (control program) ”,“ After the system reset, before the CPU 304 of the main control unit 300 executes the user program (control program) ”,“ Immediately after shifting to the security mode ”,“ Security check ” Immediately after the result is OK and the mode is changed to the user mode "," During a period of initialization processing by stem reset, etc.), a specific value (for example, 7EH) indicating the upper address of the top address of the RAM is stored in the first register (regardless of the program). It may be set.

  With such a configuration, when reading / writing RAM data, only the lower address of the RAM needs to be specified by fixing the first register as a value indicating the upper address of the RAM, and the amount of program code As a result, it is possible to reduce the occurrence of coding errors as a result of not being able to change the value of the first register inadvertently.

  In addition, since the game cannot be controlled as desired simply by rewriting the program, there are cases where illegal acts caused by rewriting the program can be effectively prevented. In particular, a user mode in which a user program set by a CPU user can be executed and a non-user mode in which the user program cannot be executed (for example, a security mode) are provided, and the specific value is set in the non-user mode. If the first register is set, it may be possible to prevent an illegal act in which a specific value is altered to another value or a specific value is read out.

  The RAM includes a first area (for example, a work area of 7E00H to 7EFFH (or an area accessible by an I / O mapped I / O method)) and a second area (for example, a stack area of 7FE0H to 7FFFH ( Alternatively, the specific value may be a value indicating an upper address (7EH) of the first area.

  With such a configuration, when reading and writing data in the first area of the RAM, the first register is fixed as a value indicating the upper address of the first area of the RAM, so that the first area of the RAM is It is only necessary to specify the lower address, so that the amount of program code can be reduced and the processing speed can be improved, and the value of the first register cannot be changed carelessly. In some cases, it is possible to reduce the occurrence of. In addition, by fixing the upper address of the first area, there is a case where it is possible to prevent a mistake that an intention to read / write the first area erroneously reads / writes the second area.

  Further, the pachinko machine 100 (or the slot machine 1100) according to the present embodiment has a plurality of types of data (for example, non-use data and data) including control program data in storage areas (for example, ROM areas) indicated by a plurality of addresses. A plurality of ROMs (for example, ROM 306) storing reference data) and interrupt processing (for example, main control unit timer interrupt processing) executed at predetermined intervals based on the control program data stored in the ROM A CPU (for example, a CPU 304) that executes a type of game control process, and the ROM is one or a plurality of the control program data, each of which corresponds to a plurality of types of commands executed by the CPU (Opcode) and one or more of the control program data, the CPU Specific identification information (for example, a subroutine) that stores supplementary data (operands) necessary for executing the instruction, and is capable of identifying a specific address (for example, the head address of the subroutine). First address data (for example, m) indicating the first identification information that is a part of the first address of information in binary format) and other data different from the first address data (for example, the EXESUB instruction) Specific instruction data (for example, EXESUB instruction), for example, which causes the CPU to read the data stored in the storage area indicated by the specific address. , The instruction data of the EXESUB instruction) and the supplementary data, the information obtained by removing the first identification information from the specific identification information Specific supplementary data that is composed of second address data (for example, n) indicating second identification information that is at least a part of the CPU and that is necessary for the CPU to execute the specific instruction. (For example, in the storage area of the ROM 306 corresponding to the timer interrupt processing area in the ROM control area (the storage area indicated by the address corresponding to the timer interrupt processing)) It is a game stand characterized by being.

  According to the pachinko machine 100 (or the slot machine 1100) according to the present embodiment, the first address data m included in the instruction data is defined as upper address data, thereby grouping the instruction data into the address area. In some cases, coding errors can be suppressed. In addition, because the instruction data includes data that forms part of the top address of the subroutine to be called, even if the destination address data is incorrect, the erroneous data is If included in the instruction data, the execution of the control program may be stopped, so that a coding error may be suppressed. In addition, a control instruction (for example, a CALL instruction) for calling a conventional subroutine can be compressed, and conventional control program data stored in the storage area of the ROM 306 corresponding to the ROM control area can be compressed. . In addition, due to the compression of the control program, there are cases where the processing speed of the control program for calling a subroutine can be improved (the number of states can be reduced) as compared with the conventional case (eg, CALL instruction).

  Further, the ROM includes the first identification information (for example, mn) that makes it possible to identify the specific address by defining at least the order of the first identification information and the second identification information. The first instruction data indicating one identification information and the specific command data composed of the separate data, and the second address data indicating the second identification information among the specific identification information. The specific supplementary data may be stored so as to correspond to an instruction executed in the interrupt process.

  With such a configuration, since the instruction data is configured to include data that forms part of the top address of the subroutine to be called, even if the destination address data is wrong, If erroneous data is included in the instruction data, the execution of the control program is stopped, so that a coding error may be suppressed.

  The ROM includes at least first configuration data (for example, bit 7 of the instruction data of the EXESUB instruction) that is a part of the first address data, and second configuration data that is at least a part of the other data. (For example, bits 6 to 3 of the instruction data of the EXEBUS instruction), third configuration data obtained by removing the first configuration data from the first address data (for example, bits 2 to 0 of the instruction data of the EXESUB instruction) The specific instruction data configured in this order may be stored so as to correspond to the instruction executed in the interrupt processing.

  With such a configuration, it is possible to finely assign the instruction data to a free area of the instruction data table while grouping the instruction data. Therefore, limited hardware resources (for example, patterns that can be defined by 1 byte (256 patterns)) can be used effectively and stored in the ROM storage area corresponding to the ROM control area by compressing instruction data. The conventional control program data can be compressed.

  Further, the third configuration data (for example, bits 2 to 0 of the instruction data of the EXEBUS instruction) has a larger data capacity than the first configuration data (for example, bit 7 of the instruction data of the EXESUB instruction). Alternatively, the specific instruction data configured such that the first configuration data has a data capacity larger than that of the third configuration data (for example, 1 bit compared to 3 bits) is generated by the interrupt processing. You may memorize | store corresponding to the command performed.

  With such a configuration, it is possible to finely assign the instruction data to a free area of the instruction data table while grouping the instruction data. Therefore, limited hardware resources (for example, patterns that can be defined by 1 byte (256 patterns)) can be used effectively and stored in the ROM storage area corresponding to the ROM control area by compressing instruction data. The conventional control program data can be compressed.

  The ROM stores all the control program data in a specific storage area (for example, 0000H to 0FFFH or 0000H to 11FFH) in which data that can be read by the CPU by execution of the specific instruction is stored. A storage area (for example, a storage area of the ROM 306 corresponding to a non-use area) excluding a control storage area (for example, a storage area of the ROM 306 corresponding to the ROM control area) in which the control program data is stored from the specific storage area ) May be stored non-use data (for example, 00H) that is not used for execution of the game control process.

  With such a configuration, the CPU 304 does not directly read data (for example, reference data or management data) excluding non-use data and control program data as instruction data. It may be possible to prevent operation.

  The ROM stores a plurality of types of data represented by a specific data length (for example, 1 byte (8 bits)) in a storage area indicated by each of a plurality of addresses. A plurality of types of game control processes including the interrupt process are executed by reading the data stored in the storage area indicated by one address stored in the ROM for each process, and the ROM further includes: The specific identification information that can identify the specific address represented by a first data length (for example, 2 bytes (16 bits)) that is an integer multiple of 2 or more of the specific data length The specific instruction data composed of the first address data indicating the first identification information and the separate data, and data that is an integer multiple of the specific data length than the first data length The specific supplementary data composed of the second address data expressed by a second data length (for example, 1 byte (8 bits)) that is short only so as to correspond to the instruction executed in the interrupt processing May be stored.

  With such a configuration, it is possible to finely assign the instruction data to a free area of the instruction data table while grouping the instruction data. Therefore, limited hardware resources (for example, patterns that can be defined by 1 byte (256 patterns)) can be used effectively and stored in the ROM storage area corresponding to the ROM control area by compressing instruction data. The conventional control program data can be compressed.

  Further, the pachinko machine 100 (or the slot machine 110) according to the present embodiment has a ROM (eg, ROM 306) storing a control program composed of a plurality of control program data, and game control based on the control program. And the ROM executes first data (for example, bit 6 and bit 7 in the instruction data of the EXESUB instruction (EXESUBmn)) among the plurality of control program data. , Second data (for example, bit 5 (α) in the instruction data of the EXESUB instruction (EXESUBMn)), third data (for example, bits 3 and 4 in the instruction data of the EXESUB instruction (EXESUBmn)), 4 data (for example, the EXESUB instruction (EX Bit 0 (δ), bit 1 (γ), bit 2 (β)) in the instruction data of SUBmn), and fifth data (for example, supplementary data (n) in the instruction data of the EXESUB instruction (EXESUBmn)) The instruction data of specific control program data (EXESUB instruction (EXESUBmn)) configured to include at least the second data, the third data, and the fourth data are arranged in order (for example, the address is young) The CPU stores the first instruction (for example, the first address of the subroutine) specified by using the first and third data when the specific control program data is read. And a second instruction (for example, specified by using the second data, the fourth data, and the fifth data) For example, an instruction for specifying the start address of a subroutine to be called) and a specific instruction (for example, EXESUB instruction) specified in (1) during interrupt processing (for example, timer interrupt processing) executed at a predetermined cycle. It can be said that it is a game stand.

  The ROM includes at least one of the first data and the second data, the second data and the third data, and the third data and the fourth data. The specific control program data configured to include another data between any one of the data may be stored. However, the ROM stores the first data, the second data, and the data. If the specific control program data composed only of the third data and the fourth data is stored, the machine language after assembly can be checked more easily and coding errors can be suppressed. it can.

  The data length of the first data, the second data, the third data, and the fourth data is the same as the data length of the fourth data (for example, 1 byte ( (8 bits) long). Furthermore, the data length of the data read by the CPU at the same time may be the same as the data length of the fourth data.

  In addition, the pachinko machine 100 (or slot machine 1100) according to the present embodiment stores storage means (for example, ROM 306, RAM 308 (or ROM 1306, RAM 1308)) for storing program data and temporary data, and storage in the storage means. A main control unit (for example, main control unit 300 (or main control unit 1300)) that performs game control centered on the progress of the game using the stored data, and a game based on the game control of the main control unit A sub-control unit (for example, the first sub-control unit 400 and the second sub-control unit 500 (or the first sub-control unit 1400 and the second sub-control unit 1500)) that performs the production control. The main control unit includes a plurality of registers (for example, an A register, an F register, a B register, etc.) each having a first bit length (for example, 8 bit length). Register, D register, E register, H register, L register, T register), and can calculate a second bit length (for example, 16-bit length) that is double the first bit length. Indicated by a value stored in a first register and a second register (for example, an H register and an L register) of the plurality of registers (for example, a BC register, a DE register, and an HL register). And a first value (for example, AEH) stored in a first address (for example, 1750H) in the storage means and a second address (for example, 1751H) continuous with the first address, and a second The value (for example, 19) is assigned to the third register (for example, C register) and the fourth register (for example, A register) of the plurality of registers. A predetermined instruction (for example, an “INCENSOU AC, (HL)” instruction) to be transferred, and the predetermined instruction is executed in the game control (for example, a special symbol variation time lottery process), and the third register And the fourth register is a gaming machine characterized by being different from a combination of registers capable of calculating the second bit length (BC register, DE register, HL register). The “second address continuous with the first address” is not limited to an address larger than the first address, and may be an address smaller than the first address. In the above example, the first address is 1750H. The second address may be 174FH.

  According to the pachinko machine 100 (or the slot machine 1100) according to the present embodiment, two data stored in consecutively arranged addresses are converted into two types of registers that do not constitute a register pair by one instruction. Since the program capacity can be stored, the capacity of the program can be reduced, the capacity can be allocated to the program for improving the game performance, and the fun of the game can be enhanced. Further, there are cases where the processing time can be shortened and stable game control can be performed. In addition, by reducing the program capacity, it becomes easier to see the program, and in some cases, coding errors and bugs can be suppressed. In addition, since the third register and the fourth register are not a register pair, a program can be created with care when performing 16-bit arithmetic processing, and the occurrence of coding errors and bugs may be suppressed. .

  Further, at least one of the third register and the fourth register may constitute a combination of registers capable of calculating the second bit length (for example, the B register has a 16-bit length). A BC register, which is a register pair that can be operated, is configured).

  With this configuration, the value of one register of a register pair that performs 16-bit arithmetic can be fixed, and the value of one register set before a predetermined instruction can be saved without saving the value of one register. In some cases, the program capacity can be reduced. Also, when performing 16-bit arithmetic processing, a program can be created with care, and in some cases, coding errors and bugs can be suppressed.

  Further, at least one of the third register and the fourth register may be an upper register of a combination of registers capable of calculating the second bit length (for example, the B register is a 16-bit register). (It is a high-order register of the BC register, which is a register pair capable of long operations).

  With such a configuration, the value of the upper 8 bits of the register pair that performs 16-bit arithmetic can be changed, and the upper part of the address indicated by the register pair can be changed and used in processing after a predetermined instruction. May be possible. For example, each of the third register and the fourth register can be used for different processing (for example, one is used by the INCENSOU instruction and the other is used as a counter for counting the number of loop processes). It is possible to effectively use the limited registers. Also, when performing 16-bit arithmetic processing, a program can be created with care, and in some cases, coding errors and bugs can be suppressed.

  The predetermined instruction may include a process of adding a predetermined value to a value of a lower register of the first register and the second register (for example, a process of adding 2 to the HL register). .

  With such a configuration, the following processing can be performed in a state in which the value of an address obtained by adding a predetermined value from a predetermined address is set in a register after the completion of the predetermined instruction. In some cases, the program capacity can be reduced compared to a program that is executed a predetermined number of times.

  The first address is an address next to an address (for example, 174FH) (for example, 174FH) indicated by values stored in the first register and the second register before the predetermined instruction is executed. 1750H).

  With such a configuration, the address can be specified first in the repetition process, and when the repetition process is finished, the address value obtained by adding a predetermined value from the address before the predetermined instruction is set in the register. The following processing can be performed in this state. In particular, when using a data table in which two types of data are alternately stored, desired data can be quickly read from the data table.

  In addition, the pachinko machine 100 (or slot machine 1100) according to the present embodiment stores storage means (for example, ROM 306, RAM 308 (or ROM 1306, RAM 1308)) for storing program data and temporary data, and storage in the storage means. A main control unit (for example, main control unit 300 (or main control unit 1300)) that performs game control centered on the progress of the game using the stored data, and a game based on the game control of the main control unit A sub-control unit (for example, the first sub-control unit 400 and the second sub-control unit 500 (or the first sub-control unit 1400 and the second sub-control unit 1500)) that performs the production control. The main control unit includes a first register (for example, C register) capable of storing a value of a first bit length (for example, 8-bit length) and the first A plurality of registers (for example, BC register, DE register, HL) including a second register (for example, HL register) capable of storing a value of a second bit length (for example, 16-bit length) that is an integral multiple of the bit length A predetermined instruction (for example, “ADDTWOONE HL, C” instruction) that adds the value of the first register to the value of the second register and stores the value in the second register, The gaming machine is characterized in that the predetermined command is executed in the game control (for example, special symbol variation time lottery processing). The second register only needs to be able to store a value of the second bit length that is an integral multiple of the first bit length. For example, when the bit length of the first register is 4 bits, the second register is 4 bits. May be a register whose bit length is a multiple of (4, 8, 12,...), And when the bit length of the first register is 16 bits, a multiple of 16 (16, 32, 64,...) Is a bit length. A register may be used.

  According to the pachinko machine 100 (or the slot machine 1100) according to the present embodiment, it is not necessary to carry out a carry process separately, so that the program capacity can be reduced and a capacity is allocated to a program for improving game playability. It is possible to enhance the interest of the game. Further, there are cases where the processing time can be shortened and stable game control can be performed. In addition, by reducing the program capacity, it becomes easier to see the program, and in some cases, coding errors and bugs can be suppressed. Furthermore, since addition operations between registers having different bit lengths can be performed, for example, an addition operation that has conventionally been performed using two 16-bit register pairs can be performed with a 16-bit register pair and an 8-bit register. In some cases, a long register can be used, and a limited number of registers can be used effectively.

  Further, the first register (for example, C register) may be a lower register of a combination of registers (for example, BC register) capable of calculating the second bit length.

  With such a configuration, the value of the upper 8 bits of the register pair can be fixed, and a program can be created with care when performing 16-bit arithmetic processing, which can lead to coding errors and bugs. In some cases, it can be suppressed. In addition, each of the upper register and the lower register of the register pair can be used for different processing (for example, one is used by the ADDTWOONE instruction and the other is used as a counter for counting the number of loop processes). Limited registers can be used effectively.

  In addition, the main control unit includes a first value and a second value stored at two consecutive addresses based on a predetermined address indicated by a value stored in the second register (for example, an HL register). Are transferred to the first register (for example, C register) and the third register (for example, B register) of the plurality of registers, respectively, for example, a predetermined second instruction (for example, “INCTENSOU BC, (HL ) "Instruction), and after executing the predetermined second instruction, the predetermined instruction may be executed.

  With such a configuration, one of the values stored in two consecutive addresses is added to the first register, and a value indicating an address related to a predetermined address is set in the first register. The following processing can be performed, and the program capacity may be reduced.

  Further, the main control unit executes a predetermined determination process (for example, as shown in steps S <b> 1110 to S <b> 1111) from a B register (third register) after executing the predetermined second instruction. The value stored in the predetermined storage area) is subtracted to determine whether or not carry occurs, and the result of the predetermined determination process is a predetermined value (for example, carry occurs) The predetermined command may be performed.

  With such a configuration, when the result of the predetermined determination process is a predetermined value, the next process can be performed in a state in which a value indicating an address related to the predetermined address is set in the first register, The program capacity may be reduced.

  Further, the main control unit may execute the predetermined second instruction and the predetermined determination process again after executing the predetermined instruction (for example, executing the INCENSOOU instruction in step S1109, After the ADDTWOONE instruction is executed in step S1112, the INCENSOU instruction is executed again in step S1114, and a specific value is subtracted from the B register in step S1116 to determine whether or not a carry occurs.

  With such a configuration, for example, the second table address of the two-stage lottery can be set, the program of the two-stage lottery can be made easy to see, and the occurrence of coding errors and bugs can be suppressed in some cases. .

  The game machine according to the present invention is not limited to the pachinko machine 100 and the slot machine 1100 described above. Therefore, for example, in the above-described embodiment, an example of a little endian CPU is shown, but the present invention can also be applied to a big endian CPU. Further, the present invention is not limited to an 8-bit CPU, and can be applied to a 16-bit CPU, a 32-bit CPU, and the like. Further, the name of the instruction is not limited to the name shown in the above embodiment.

  In the above-described embodiment, an example in which the upper byte of the RAM start address is set in the T register (special register) has been described. However, the present invention is not limited to this. For example, a specific device other than the RAM (for example, an IC) A part or all of the address (mapped) assigned (mapped) to () may be set in the special register.

  With such a configuration, a special process for controlling the specific device is required, and the versatility of the main control unit can be eliminated. For this reason, it does not go on the market more than necessary, the possibility that the inside is analyzed can be made lower than before, and illegal acts may be prevented in advance. In addition, by setting the address information previously set in the ROM in the special register, the risk of the control program being analyzed and the address information being read out can be eliminated, and illegal acts can be prevented. It becomes possible.

  Moreover, although the example applied to CPU304 of the main control part 300 (or CPU1304 of the main control part 1300) was shown, you may apply to CPU of another control part. Further, the storage means is not limited to ROM and RAM, and other storage means may be applied.

  In addition, as shown in FIG. 50A, “Bills are inserted into the bill insertion slot 2002, lottery is executed based on the bet 2004 and start 2006 operation, and the lottery result is displayed on the lottery result display device 2008. When the number of coins is added to the number of remaining credits and cashout 2009 is selected, the present invention is applied to a casino machine 2000 that issues a receipt in which a code corresponding to the number of remaining credits is issued from the receipt issuing machine 2010. May be. Further, it may be suitable for an arrange ball game machine, a ball ball game machine, a smart ball, or the like.

  Further, as shown in FIG. 4B, a mobile phone 3000 having a control unit including the configuration of the present invention is provided, and as shown in FIG. 5C, a control unit including the configuration of the present invention is provided. The present invention may be applied to a portable game machine 4000 and a home video game machine 5000 including a control unit including the configuration of the present invention.

  More specifically, the cellular phone 3000 in FIG. 5B stores an operation unit operated by a player, a data acquisition unit that acquires data related to the game through a mobile phone line, and the acquired data related to the game. A storage unit, and a control unit including the configuration of the present invention, which controls the game based on the data stored in the storage unit and the operation of the operation unit.

  Further, the portable game machine 4000 in FIG. 10C includes an operation unit operated by the player, a data acquisition unit that acquires data related to the game from a predetermined storage medium (DVD or the like), and acquired data related to the game. And a control unit including the configuration of the present invention, which controls the game based on the data stored in the storage unit and the operation of the operation unit.

  In addition, the home video game machine 5000 in FIG. 5C includes an operation unit operated by a player, a data acquisition unit that acquires data related to the game from a predetermined storage medium (DVD or the like), and an acquired game. A storage unit that stores data, and a control unit including the configuration of the present invention that controls the game based on the data stored in the storage unit and the operation of the operation unit are provided.

  Furthermore, as shown in FIG. 6D, the present invention may be applied to a data server 6000 including a control unit including the configuration of the present invention. In some cases, the program code including the configuration of the present invention is downloaded from the data server 6000 to the home video game machine 5000 shown in FIG. The present invention can also be applied to a game program in which the operation of a real machine such as a pachinko machine is simulated for a home game machine.

  Further, the actions and effects described in the embodiments of the present invention are merely a list of the most preferable actions and effects resulting from the present invention, and the actions and effects according to the present invention are described in the embodiments of the present invention. It is not limited to things. Moreover, although several types of Example was shown, you may replace or combine each Example.

  The game machine of the present invention can be used particularly in the field of game machines represented by a spinning machine (slot machine) and a ball game machine (such as a pachinko machine).

100 Pachinko machine 300 Main control unit 304 CPU
306 ROM
308 RAM
310 I / O
400 First sub-control unit 500 Second control unit 1100 Slot machine 1300 Main control unit 1304 CPU
1306 ROM
1308 RAM
1310 I / O
1400 1st sub control part 1500 2nd control part

Claims (7)

CPU,
A ROM in which a game control program is stored,
RAM that can temporarily store data;
A game machine equipped with a microcomputer incorporating
The game table is a pachinko machine or a slot machine,
Said CPU includes at least a specific register,
The upper byte of the start address of the RAM is larger than the upper byte of the start address of the ROM,
Among the functions for setting a value in the specific register, the CPU has only a function for setting a value based on a direct value, as performed based on receiving a load instruction,
The CPU sets the value in the specific register other than that performed based on receiving the load instruction, and the initial value is the same value as the upper byte of the top address of the RAM. Having at least a function to set as ,
A game stand characterized by that. The game stand according to claim 1,
  The microcomputer can enter a security mode in which at least a security check for authenticating the game control program is executed after the reset signal is input and before the execution of the game control program by the CPU is started. And
  The time of the security mode can be extended for a random time.
A game stand characterized by that. The game stand according to claim 2 ,
Set of initial values, gaming table, wherein the CPU is intended intends row regardless to the game control program before starting execution of said game control program. The game stand according to claim 2 or 3 ,
The game machine is characterized in that execution of the game control program is performed after receiving at least one of a system reset and a user reset by inputting the reset signal . It is a game stand in any one of Claims 2-4 ,
At least it provided with the security mode, the user mode,
The gaming machine, wherein the game control program is a user program executed in the user mode. It is a game stand in any one of Claims 1-5,
Game control means for performing game control;
Production control means for performing production control,
The gaming machine is characterized in that the microcomputer is not mounted on the effect control means but only on the game control means. It is a game stand in any one of Claims 1-5,
Game control means for performing game control;
Production control means for performing production control;
A payout control means for performing payout control,
The gaming machine is characterized in that the microcomputer is mounted on at least one of the game control means and the payout control means without being mounted on the effect control means.