JP4908770B2 - 情報処理装置及びその制御方法 - Google Patents
情報処理装置及びその制御方法 Download PDFInfo
- Publication number
- JP4908770B2 JP4908770B2 JP2005128615A JP2005128615A JP4908770B2 JP 4908770 B2 JP4908770 B2 JP 4908770B2 JP 2005128615 A JP2005128615 A JP 2005128615A JP 2005128615 A JP2005128615 A JP 2005128615A JP 4908770 B2 JP4908770 B2 JP 4908770B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- cpu
- internal block
- circuit blocks
- interrupt
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005128615A JP4908770B2 (ja) | 2005-04-26 | 2005-04-26 | 情報処理装置及びその制御方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005128615A JP4908770B2 (ja) | 2005-04-26 | 2005-04-26 | 情報処理装置及びその制御方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2006309349A JP2006309349A (ja) | 2006-11-09 |
| JP2006309349A5 JP2006309349A5 (https=) | 2008-06-19 |
| JP4908770B2 true JP4908770B2 (ja) | 2012-04-04 |
Family
ID=37476187
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005128615A Expired - Fee Related JP4908770B2 (ja) | 2005-04-26 | 2005-04-26 | 情報処理装置及びその制御方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4908770B2 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6992295B2 (ja) | 2017-07-11 | 2022-01-13 | 富士フイルムビジネスイノベーション株式会社 | 電子装置 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2677609B2 (ja) * | 1988-06-20 | 1997-11-17 | 株式会社日立製作所 | マイクロコンピュータ |
| JP2001296919A (ja) * | 2000-04-14 | 2001-10-26 | Toshiba Corp | 故障診断装置 |
| JP2003196124A (ja) * | 2001-12-27 | 2003-07-11 | Hitachi Ltd | エラー情報収集機能付き情報処理システム |
-
2005
- 2005-04-26 JP JP2005128615A patent/JP4908770B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2006309349A (ja) | 2006-11-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8910109B1 (en) | System level tools to support FPGA partial reconfiguration | |
| CN102388366B (zh) | 实现不同处理器兼容的方法及装置 | |
| US8782469B2 (en) | Request processing system provided with multi-core processor | |
| TW200919205A (en) | Method and systems for advanced reprogrammable boot codes and in-application programming of embedded microprocessor systems | |
| CN110007974B (zh) | 应用于操作系统启动的方法和装置、及电子设备 | |
| US6115813A (en) | Selectively enabling advanced configuration and power interface BIOS support | |
| JP5158187B2 (ja) | ストレージ装置、ストレージ制御装置およびストレージ制御方法 | |
| JP2007206885A (ja) | コンピュータシステム及びシステム起動方法 | |
| US20070038801A1 (en) | Control circuit, electronic device using the same, and firmware update method | |
| JP2023041622A (ja) | マルチプロセッサシステム及びその起動方法 | |
| JP2002312340A (ja) | Ｌ２訂正可能エラーのための複数のプロセッサ・コアの割振り解除方法 | |
| JP5622429B2 (ja) | マイクロコンピュータ | |
| JP6109340B2 (ja) | 情報機器 | |
| CA2658634A1 (en) | Controlled frequency core processor and method for starting-up said core processor in a programmed manner | |
| CN103475514B (zh) | 无bmc的节点、集群系统及bios修复和升级方法 | |
| JP4908770B2 (ja) | 情報処理装置及びその制御方法 | |
| CN121116340A (zh) | 电子设备上的程序更新方法、设备、介质及程序产品 | |
| CN101162430A (zh) | 存储卡及更新存储卡程序的方法 | |
| US11966750B2 (en) | System-on-chip management controller | |
| CN111258617B (zh) | 一种电子设备 | |
| JP7161125B2 (ja) | 情報処理システム、情報処理装置及び情報処理プログラム | |
| CN101359292A (zh) | 计算机系统及控制方法 | |
| JP2008158991A (ja) | Ｎａｎｄ型フラッシュメモリの制御システム | |
| CN115129384A (zh) | 一种电子设备的启动程序的运行方法和电子设备 | |
| KR100734303B1 (ko) | 시스템 프로그램 다운로드 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080423 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080423 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110815 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111013 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20111104 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111213 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120110 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120113 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150120 Year of fee payment: 3 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 4908770 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150120 Year of fee payment: 3 |
|
| LAPS | Cancellation because of no payment of annual fees |