JP4834010B2 - Handling method of semiconductor wafer - Google Patents

Handling method of semiconductor wafer Download PDF

Info

Publication number
JP4834010B2
JP4834010B2 JP2008033916A JP2008033916A JP4834010B2 JP 4834010 B2 JP4834010 B2 JP 4834010B2 JP 2008033916 A JP2008033916 A JP 2008033916A JP 2008033916 A JP2008033916 A JP 2008033916A JP 4834010 B2 JP4834010 B2 JP 4834010B2
Authority
JP
Japan
Prior art keywords
semiconductor wafer
holding jig
elastic holding
holding layer
peripheral edge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008033916A
Other languages
Japanese (ja)
Other versions
JP2009194183A (en
Inventor
敦 谷口
克彦 芹口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Polymer Co Ltd
Original Assignee
Shin Etsu Polymer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Polymer Co Ltd filed Critical Shin Etsu Polymer Co Ltd
Priority to JP2008033916A priority Critical patent/JP4834010B2/en
Publication of JP2009194183A publication Critical patent/JP2009194183A/en
Application granted granted Critical
Publication of JP4834010B2 publication Critical patent/JP4834010B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

本発明は、研削領域の研削により薄化される半導体ウェーハの取り扱い方法に関するものである。   The present invention relates to a method for handling a semiconductor wafer thinned by grinding of a grinding region.

半導体パッケージの組立に際しては、図3に示すように、保護シート1によりパターン形成面が保護された厚い半導体ウェーハ2の全裏面3を研削装置5でバックグラインドして薄くし、この薄化した半導体ウェーハ2をダイシング工程に送る(特許文献1参照)が、厚い半導体ウェーハ2を単にバックグラインドして薄くすると、半導体ウェーハ2の剛性が低下して大きな撓みや反りが生じ、半導体ウェーハ2の搬送等にリスクが生じるという問題がある。   In assembling the semiconductor package, as shown in FIG. 3, the entire back surface 3 of the thick semiconductor wafer 2 whose pattern forming surface is protected by the protective sheet 1 is thinned by back grinding with a grinding device 5, and the thinned semiconductor The wafer 2 is sent to the dicing process (see Patent Document 1). However, if the thick semiconductor wafer 2 is simply back-ground and thinned, the rigidity of the semiconductor wafer 2 is reduced, causing a large amount of bending and warping. There is a problem that risks arise.

係る問題に鑑み、従来においては、図4に示すように、周縁部4を除く半導体ウェーハ2の裏面3を研削装置5でバックグラインドし、半導体ウェーハ2の周縁部4を残存させて剛性を向上させる方法が提案されている。
特開2002−208625号公報
In view of such a problem, conventionally, as shown in FIG. 4, the back surface 3 of the semiconductor wafer 2 excluding the peripheral portion 4 is back-ground by the grinding device 5, and the peripheral portion 4 of the semiconductor wafer 2 is left to improve rigidity. There is a proposed method.
JP 2002-208625 A

しかしながら、半導体ウェーハ2の周縁部4を残存させれば、剛性の向上やハンドリングの容易化が期待できるものの、最終的にはダイシングのために半導体ウェーハ2の周縁部4を除去しなければならないので、半導体ウェーハ2の周縁部4を除去した後には撓みや反りが生じ、半導体ウェーハ2の搬送やハンドリング等にリスクの生じるおそれがある。   However, if the peripheral edge 4 of the semiconductor wafer 2 is left, improvement in rigidity and ease of handling can be expected, but the peripheral edge 4 of the semiconductor wafer 2 must be finally removed for dicing. After the peripheral edge portion 4 of the semiconductor wafer 2 is removed, bending or warping occurs, and there is a risk that the semiconductor wafer 2 may be transported or handled.

本発明は上記に鑑みなされたもので、半導体ウェーハの周縁部を除去した後においても、撓みや反りの生じるおそれの少ない半導体ウェーハの取り扱い方法を提供することを目的としている。   The present invention has been made in view of the above, and an object of the present invention is to provide a method for handling a semiconductor wafer that is less likely to bend or warp even after the peripheral edge of the semiconductor wafer is removed.

本発明においては上記課題を解決するため、半導体ウェーハを保持治具に保持してダイシング工程に送る半導体ウェーハの取り扱い方法であって、
半導体ウェーハの周縁部を除く裏面を研削して半導体ウェーハを100μm以下の厚さに薄化し、この半導体ウェーハの表裏いずれかの面を、保持治具の基材の表面の凹み穴に形成された複数の突起を覆う可撓性の弾性保持層に着脱自在に直接保持させるとともに、半導体ウェーハの周縁部を保持治具の弾性保持層から食み出させ、その後、保持治具の弾性保持層から食み出た半導体ウェーハの周縁部を除去することを特徴としている。
In the present invention, in order to solve the above problems , a semiconductor wafer handling method for holding a semiconductor wafer on a holding jig and sending it to a dicing process ,
The semiconductor wafer was thinned to a thickness of 100 μm or less by grinding the back surface except the peripheral edge of the semiconductor wafer, and either the front or back surface of the semiconductor wafer was formed in a recess hole on the surface of the base material of the holding jig. is freely held directly detachably attached to a plurality of resilient retaining layer of the flexible covering the projections Rutotomoni causes protrude the periphery of the semiconductor wafer from the elastic holding layer holding jig, then, resilient retaining layer holding jig It is characterized in that the peripheral portion of the semiconductor wafer protruding from the surface is removed .

なお、保持治具の基材に、弾性保持層に覆われる凹み穴に連通(気体が流れる状態にする)する排気孔を設けることができる。 In addition, the base material of the holding jig can be provided with an exhaust hole that communicates with the recessed hole covered with the elastic holding layer (in which a gas flows) .

ここで、特許請求の範囲における半導体ウェーハは、特にそのサイズや材質が限定されるものではない。したがって、例えばサイズに関しては、φ150mm、200mm、300mm、450mm等でも良いし、材質に関しても、SiタイプやGaP等でも良い。なお、この薄化される半導体ウェーハは、保持治具の弾性保持層に全面が保持されても良いし、弾性保持層に一部の面が保持されても良い。また、保持治具の複数の突起と弾性保持層とは接着されることが好ましいが、一部の突起と弾性保持層とが接着される関係でも良い。   Here, the size and material of the semiconductor wafer in the claims are not particularly limited. Accordingly, for example, the size may be φ150 mm, 200 mm, 300 mm, 450 mm or the like, and the material may be Si type or GaP. The entire surface of the thinned semiconductor wafer may be held by the elastic holding layer of the holding jig, or a part of the surface may be held by the elastic holding layer. In addition, the plurality of protrusions of the holding jig and the elastic holding layer are preferably bonded, but a relationship in which some of the protrusions and the elastic holding layer are bonded may be used.

本発明によれば、半導体ウェーハの周縁部を除去した後においても、半導体ウェーハに撓みや反りの生じるおそれを有効に低減することができるという効果がある。また、半導体ウェーハを保持治具の弾性保持層に直接保持させるので、保護シートを省略して材料の削減を図ることができる。さらに、保持治具の弾性保持層に半導体ウェーハを保持させてその周縁部を食み出させるので、半導体ウェーハの周縁部を除去する際、弾性保持層が障害となることが少なく、弾性保持層の損傷防止が期待できる。
また、保持治具の基材に、弾性保持層に覆われる凹み穴に連通する排気孔を設ければ、凹み穴の空気を排気孔から外部に排気して弾性保持層を変形させ、半導体ウェーハと弾性保持層との間に隙間を形成して密着状態を解除することができる。
According to the present invention, there is an effect that it is possible to effectively reduce the possibility of bending or warping of the semiconductor wafer even after the peripheral portion of the semiconductor wafer is removed. Further, since the semiconductor wafer is directly held on the elastic holding layer of the holding jig, the protective sheet is omitted and the material can be reduced. Further, since the semiconductor wafer is held by the elastic holding layer of the holding jig and its peripheral portion is devoured, the elastic holding layer is less likely to become an obstacle when removing the peripheral portion of the semiconductor wafer, and the elastic holding layer Can be expected to prevent damage.
In addition, if an exhaust hole communicating with the recess hole covered with the elastic holding layer is provided in the base material of the holding jig, the elastic holding layer is deformed by exhausting the air in the recess hole from the exhaust hole to the outside, and the semiconductor wafer It is possible to release the close contact state by forming a gap between the elastic holding layer and the elastic holding layer.

以下、図面を参照して本発明に係る半導体ウェーハの取り扱い方法の好ましい実施形態を説明すると、本実施形態における半導体ウェーハの取り扱い方法は、図1や図2に示すように、周縁部4を除く裏面3の研削により薄化された半導体ウェーハ2を、保持治具10の基材11の凹み穴12に配列形成された複数の突起13を覆う弾性保持層14に着脱自在に保持させ、その後、弾性保持層14から食み出た半導体ウェーハ2の周縁部4を除去するようにしている。   Hereinafter, a preferred embodiment of a method for handling a semiconductor wafer according to the present invention will be described with reference to the drawings. The method for handling a semiconductor wafer according to this embodiment excludes a peripheral portion 4 as shown in FIGS. The semiconductor wafer 2 thinned by grinding of the back surface 3 is detachably held by the elastic holding layer 14 covering the plurality of protrusions 13 arranged in the recessed holes 12 of the base material 11 of the holding jig 10, and thereafter The peripheral edge 4 of the semiconductor wafer 2 protruding from the elastic holding layer 14 is removed.

半導体ウェーハ2は、例えばφ200mmや300mmのシリコンウェーハからなり、表面に回路パターンが形成されており、約3mm程度の周縁部4を除く裏面3が研削装置5でバックグラインドされることにより、700〜800μm程度の厚さから100μm以下の厚さに薄化される。   The semiconductor wafer 2 is made of, for example, a silicon wafer having a diameter of 200 mm or 300 mm, a circuit pattern is formed on the front surface, and the back surface 3 excluding the peripheral edge 4 of about 3 mm is back-ground by the grinding device 5, thereby The thickness is reduced from about 800 μm to 100 μm or less.

保持治具10は、半導体ウェーハ2の径以下の径、あるいは一回り小さく薄い基材11を備え、この基材11の平坦な表面には平面円形の凹み穴12が凹み形成されてその内部には複数の突起13が突出形成されており、基材11の表面周縁部には、凹み穴12や複数の突起13を被覆する可撓性の弾性保持層14が接着される。この保持治具の基材11は、剛性に優れるPC、PP、PE、アルミニウム合金、マグネシウム合金等を使用して平面円形に形成され、凹み穴12に連通する排気孔15が厚さ方向に穿孔されており、この排気孔15に真空ポンプ16が切換弁を介し着脱自在に接続される。   The holding jig 10 includes a base material 11 having a diameter equal to or smaller than the diameter of the semiconductor wafer 2 or slightly smaller and thinner, and a flat circular recess 12 is formed in a flat surface of the base material 11. A plurality of protrusions 13 are formed in a protruding manner, and a flexible elastic holding layer 14 that covers the recessed holes 12 and the plurality of protrusions 13 is bonded to the peripheral edge of the surface of the substrate 11. The base material 11 of this holding jig is formed in a flat circular shape using PC, PP, PE, aluminum alloy, magnesium alloy or the like having excellent rigidity, and an exhaust hole 15 communicating with the recessed hole 12 is drilled in the thickness direction. The vacuum pump 16 is detachably connected to the exhaust hole 15 via a switching valve.

複数の突起13は、間隔をおいて並設され、各突起13が円柱形や円錐台形等に形成されており、この突起13の平坦な上面には弾性保持層14が接着される。この弾性保持層14は、所定の薄いエラストマー(例えばシリコーン系、ウレタン系、オレフィン系、フッ素系のエラストマー等)を使用して平面円形に成形され、平坦な状態で半導体ウェーハ2の表面に密着するとともに、真空ポンプ16の駆動に基づき複数の突起13に応じて凹凸に変形し、半導体ウェーハ2との密着状態を解除する。   The plurality of protrusions 13 are juxtaposed at intervals, and each protrusion 13 is formed in a columnar shape, a truncated cone shape, or the like. The elastic holding layer 14 is bonded to the flat upper surface of the protrusion 13. The elastic holding layer 14 is formed into a flat circular shape using a predetermined thin elastomer (for example, a silicone-based, urethane-based, olefin-based, or fluorine-based elastomer), and is in close contact with the surface of the semiconductor wafer 2 in a flat state. At the same time, it is deformed into irregularities according to the plurality of protrusions 13 based on the driving of the vacuum pump 16, thereby releasing the contact state with the semiconductor wafer 2.

上記において、周縁部4を除く半導体ウェーハ2の研削領域、換言すれば、裏面3を研削装置5でバックグラインドし、半導体ウェーハ2の周縁部4を残存させて剛性を向上させたら、薄化された半導体ウェーハ2を、保持治具10の弾性保持層14に隙間なく密着保持(図1参照)させ、その後、弾性保持層14の周縁部から食み出た半導体ウェーハ2の厚い周縁部4を除去する(図2参照)。   In the above, the grinding region of the semiconductor wafer 2 excluding the peripheral portion 4, in other words, the back surface 3 is back-ground with the grinding device 5, and the peripheral portion 4 of the semiconductor wafer 2 is left to improve the rigidity. The semiconductor wafer 2 is held in close contact with the elastic holding layer 14 of the holding jig 10 without any gap (see FIG. 1), and then the thick peripheral edge 4 of the semiconductor wafer 2 protruding from the peripheral edge of the elastic holding layer 14 is removed. Remove (see FIG. 2).

この際、薄化された半導体ウェーハ2の表面を保持治具10の弾性保持層14に保持させても良いし、半導体ウェーハ2の裏面3を保持治具10の弾性保持層14に保持させても良い。また、半導体ウェーハ2の周縁部4を除去する方法としては、例えばグラインド法、レーザカット法、ブレードカット法等があげられる。   At this time, the thinned surface of the semiconductor wafer 2 may be held by the elastic holding layer 14 of the holding jig 10, or the back surface 3 of the semiconductor wafer 2 may be held by the elastic holding layer 14 of the holding jig 10. Also good. Examples of the method for removing the peripheral edge 4 of the semiconductor wafer 2 include a grinding method, a laser cutting method, a blade cutting method, and the like.

こうして半導体ウェーハ2の周縁部4を除去したら、保持治具10により半導体ウェーハ2を円滑にハンドリングすることができるが、この半導体ウェーハ2を保持治具10の弾性保持層14から取り外す場合には、排気孔15に接続した真空ポンプ16を駆動して凹み穴12内の空気を排気孔15から外部に排気すれば良い。すると、凹み穴12と複数の突起13を覆う弾性保持層14が突起13に応じて変形し、半導体ウェーハ2と弾性保持層14の密着状態が解除され、半導体ウェーハ2を保持治具10の弾性保持層14から取り外すことができる。   If the peripheral edge 4 of the semiconductor wafer 2 is removed in this way, the semiconductor wafer 2 can be handled smoothly by the holding jig 10, but when removing the semiconductor wafer 2 from the elastic holding layer 14 of the holding jig 10, The vacuum pump 16 connected to the exhaust hole 15 may be driven to exhaust the air in the recessed hole 12 from the exhaust hole 15 to the outside. Then, the elastic holding layer 14 covering the recessed hole 12 and the plurality of protrusions 13 is deformed in accordance with the protrusions 13, and the close contact state between the semiconductor wafer 2 and the elastic holding layer 14 is released. It can be removed from the holding layer 14.

上記によれば、半導体ウェーハ2を剛性の保持治具10の弾性保持層14に保持させた後、ダイシングのために半導体ウェーハ2の周縁部4を除去するので、保持治具10と一体化した半導体ウェーハ2に撓みや反りの生じるおそれがない。したがって、半導体ウェーハ2の搬送やハンドリング等にリスクの生じるおそれを排除することができる。さらに、半導体ウェーハ2を保持治具10の弾性保持層14に直接保持させることができるので、保護シート1を省略して材料の削減を図ることができる。   According to the above, after the semiconductor wafer 2 is held on the elastic holding layer 14 of the rigid holding jig 10, the peripheral edge 4 of the semiconductor wafer 2 is removed for dicing, so that it is integrated with the holding jig 10. There is no risk of bending or warping of the semiconductor wafer 2. Therefore, it is possible to eliminate the risk of risk in transporting and handling the semiconductor wafer 2. Furthermore, since the semiconductor wafer 2 can be directly held by the elastic holding layer 14 of the holding jig 10, the protective sheet 1 can be omitted and the material can be reduced.

なお、上記実施形態では保持治具10の弾性保持層14の周縁部から食み出た半導体ウェーハ2の周縁部4を除去したが、何らこれに限定されるものではない。例えば、弾性保持層14の周縁部に断面略凹字形にバックグラインドされた半導体ウェーハ2の周縁部4を揃え、半導体ウェーハ2の上方に突き出た周縁部4表面を再度研削して除去しても良い。この際、半導体ウェーハ2の上方に突き出た周縁部4の表面を完全に除去しても良いが、ダイシングに特に支障を来たさなければ、半導体ウェーハ2の突き出た周縁部4の表面を部分的に除去し、周縁部4の表面をある程度残存させても良い。   In the above embodiment, the peripheral edge 4 of the semiconductor wafer 2 protruding from the peripheral edge of the elastic holding layer 14 of the holding jig 10 is removed, but the present invention is not limited to this. For example, even if the peripheral edge 4 of the semiconductor wafer 2 back-ground in a substantially concave shape is aligned with the peripheral edge of the elastic holding layer 14 and the surface of the peripheral edge 4 protruding above the semiconductor wafer 2 is ground and removed again. good. At this time, the surface of the peripheral edge 4 protruding above the semiconductor wafer 2 may be completely removed, but the surface of the peripheral edge 4 protruding from the semiconductor wafer 2 may be partially removed as long as the dicing is not particularly hindered. However, the surface of the peripheral edge 4 may be left to some extent.

さらに、図1の半導体ウェーハ2と保持治具10とを上下逆とし、半導体ウェーハ2を保持治具10の弾性保持層14に密着保持させることもできる。   Furthermore, the semiconductor wafer 2 and the holding jig 10 in FIG. 1 can be turned upside down, and the semiconductor wafer 2 can be held in close contact with the elastic holding layer 14 of the holding jig 10.

本発明に係る半導体ウェーハの取り扱い方法の実施形態を模式的に示す説明図である。It is explanatory drawing which shows typically embodiment of the handling method of the semiconductor wafer which concerns on this invention. 本発明に係る半導体ウェーハの取り扱い方法の実施形態における弾性保持層から食み出た半導体ウェーハの周縁部を除去した状態を模式的に示す説明図である。It is explanatory drawing which shows typically the state which removed the peripheral part of the semiconductor wafer which protruded from the elastic holding layer in embodiment of the handling method of the semiconductor wafer which concerns on this invention. 保護シートによりパターン形成面が保護された半導体ウェーハを研削装置でバックグラインドする状態を示す説明図である。It is explanatory drawing which shows the state which back-grinds the semiconductor wafer by which the pattern formation surface was protected by the protective sheet with a grinding device. 周縁部を除く半導体ウェーハの裏面を研削装置でバックグラインドする状態を示す説明図である。It is explanatory drawing which shows the state which back-grinds the back surface of the semiconductor wafer except a peripheral part with a grinding device.

符号の説明Explanation of symbols

1 保護シート
2 半導体ウェーハ
3 裏面
4 周縁部
5 研削装置
10 保持治具
11 基材
12 凹み穴
13 突起
14 弾性保持層
15 排気孔
16 真空ポンプ
DESCRIPTION OF SYMBOLS 1 Protective sheet 2 Semiconductor wafer 3 Back surface 4 Peripheral part 5 Grinding device 10 Holding jig 11 Base material 12 Recessed hole 13 Protrusion 14 Elastic holding layer 15 Exhaust hole 16 Vacuum pump

Claims (2)

半導体ウェーハを保持治具に保持してダイシング工程に送る半導体ウェーハの取り扱い方法であって、
半導体ウェーハの周縁部を除く裏面を研削して半導体ウェーハを100μm以下の厚さに薄化し、この半導体ウェーハの表裏いずれかの面を、保持治具の基材の表面の凹み穴に形成された複数の突起を覆う可撓性の弾性保持層に着脱自在に直接保持させるとともに、半導体ウェーハの周縁部を保持治具の弾性保持層から食み出させ、その後、保持治具の弾性保持層から食み出た半導体ウェーハの周縁部を除去することを特徴とする半導体ウェーハの取り扱い方法。
A method of handling a semiconductor wafer that is held in a holding jig and sent to a dicing process ,
The semiconductor wafer was thinned to a thickness of 100 μm or less by grinding the back surface except the peripheral edge of the semiconductor wafer, and either the front or back surface of the semiconductor wafer was formed in a recess hole on the surface of the base material of the holding jig. is freely held directly detachably attached to a plurality of resilient retaining layer of the flexible covering the projections Rutotomoni causes protrude the periphery of the semiconductor wafer from the elastic holding layer holding jig, then, resilient retaining layer holding jig A method of handling a semiconductor wafer, comprising removing a peripheral portion of the semiconductor wafer protruding from the surface.
保持治具の基材に、弾性保持層に覆われる凹み穴に連通する排気孔を設けた請求項1記載の半導体ウェーハの取り扱い方法。   2. The method of handling a semiconductor wafer according to claim 1, wherein an exhaust hole communicating with the recess hole covered with the elastic holding layer is provided in the base material of the holding jig.
JP2008033916A 2008-02-15 2008-02-15 Handling method of semiconductor wafer Expired - Fee Related JP4834010B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008033916A JP4834010B2 (en) 2008-02-15 2008-02-15 Handling method of semiconductor wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008033916A JP4834010B2 (en) 2008-02-15 2008-02-15 Handling method of semiconductor wafer

Publications (2)

Publication Number Publication Date
JP2009194183A JP2009194183A (en) 2009-08-27
JP4834010B2 true JP4834010B2 (en) 2011-12-07

Family

ID=41075936

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008033916A Expired - Fee Related JP4834010B2 (en) 2008-02-15 2008-02-15 Handling method of semiconductor wafer

Country Status (1)

Country Link
JP (1) JP4834010B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5695304B2 (en) * 2009-06-09 2015-04-01 東京応化工業株式会社 Support plate, manufacturing method thereof, substrate processing method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004119975A (en) * 1995-12-04 2004-04-15 Renesas Technology Corp Method of manufacturing ic card
JP5390740B2 (en) * 2005-04-27 2014-01-15 株式会社ディスコ Wafer processing method
JP4897312B2 (en) * 2006-03-06 2012-03-14 信越ポリマー株式会社 Fixed carrier

Also Published As

Publication number Publication date
JP2009194183A (en) 2009-08-27

Similar Documents

Publication Publication Date Title
JP4985199B2 (en) Semiconductor wafer separation method
JP4751634B2 (en) Manufacturing method of semiconductor device
JP2008103494A (en) Fixed jig, and method and apparatus for picking up chip
JP6366351B2 (en) Wafer processing method
US20120168089A1 (en) Tool for picking a planar object from a supply station
JP4268091B2 (en) Parts holder
JP2010016147A (en) Adhesive tape attaching method
JP5068705B2 (en) Chuck table of processing equipment
JP2007258444A (en) Wafer protecting member
JP4797027B2 (en) Substrate body sticking apparatus and substrate body handling method
JP2009246195A (en) Adhesive sheet and processing method of semiconductor wafer using the same
JP5328422B2 (en) Electronic component holder
JP4834010B2 (en) Handling method of semiconductor wafer
JP2013191781A (en) Semiconductor manufacturing apparatus and control method of the same
JP2009182099A (en) Wafer processing method for processing bump-formed wafer
JP2006229129A (en) Vacuum suction apparatus
JP5318557B2 (en) Holding jig
JP2007103595A (en) Semiconductor chip and cut-out method therefor
JP2005191218A (en) Method of manufacturing solid-state imaging apparatus
JP5147592B2 (en) Holding jig transport container
JP2005243947A (en) Method for manufacturing semiconductor device, and semiconductor device
JP2008543088A (en) Release tape carrier
JP2012104514A (en) Semiconductor wafer manufacturing method and semiconductor wafer
JP5034488B2 (en) Manufacturing method of semiconductor device
JP7229122B2 (en) Semiconductor device and method for manufacturing semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100810

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110719

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110726

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110831

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110920

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110922

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140930

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees