JP4767051B2 - Variable gain amplifier - Google Patents

Variable gain amplifier Download PDF

Info

Publication number
JP4767051B2
JP4767051B2 JP2006076831A JP2006076831A JP4767051B2 JP 4767051 B2 JP4767051 B2 JP 4767051B2 JP 2006076831 A JP2006076831 A JP 2006076831A JP 2006076831 A JP2006076831 A JP 2006076831A JP 4767051 B2 JP4767051 B2 JP 4767051B2
Authority
JP
Japan
Prior art keywords
attenuation
switches
switch
operational amplifier
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2006076831A
Other languages
Japanese (ja)
Other versions
JP2007258784A (en
Inventor
芳嗣 杉本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
New Japan Radio Co Ltd
Original Assignee
New Japan Radio Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by New Japan Radio Co Ltd filed Critical New Japan Radio Co Ltd
Priority to JP2006076831A priority Critical patent/JP4767051B2/en
Publication of JP2007258784A publication Critical patent/JP2007258784A/en
Application granted granted Critical
Publication of JP4767051B2 publication Critical patent/JP4767051B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Control Of Amplification And Gain Control (AREA)

Description

本発明は、利得の種類に比較してスイッチの数を大幅に削減し、さらにスイッチのもつオン抵抗による誤差成分をキャンセルして精度の高い利得量を実現することができるようにした利得可変増幅器に関するものである。   The present invention greatly reduces the number of switches compared to the type of gain, and further cancels an error component due to the on-resistance of the switch so as to realize a highly accurate gain amount. It is about.

従来の利得可変増幅器として、演算増幅器の帰還回路の減衰量を調整するタイプの図5に示す構成の回路がある。図5において、1は信号入力端子、9は演算増幅器、10は出力端子である。スイッチ群S50〜S70と減衰部11〜13は帰還回路を構成する。スイッチ群S50はスイッチS51〜S58からなり、減衰部11は抵抗R111〜R119からなる。また、スイッチ群S60はスイッチS61〜S68からなり、減衰部12は抵抗R121〜R129からなる。さらに、スイッチ群S70はスイッチS71〜S78からなり、減衰部13は抵抗R131〜R139からなる。   As a conventional variable gain amplifier, there is a circuit having a configuration shown in FIG. 5 that adjusts the attenuation of a feedback circuit of an operational amplifier. In FIG. 5, 1 is a signal input terminal, 9 is an operational amplifier, and 10 is an output terminal. The switch groups S50 to S70 and the attenuating units 11 to 13 constitute a feedback circuit. The switch group S50 includes switches S51 to S58, and the attenuation unit 11 includes resistors R111 to R119. The switch group S60 includes switches S61 to S68, and the attenuation unit 12 includes resistors R121 to R129. Further, the switch group S70 includes switches S71 to S78, and the attenuation unit 13 includes resistors R131 to R139.

この利得可変増幅器の帰還回路では、抵抗R111〜R119、R121〜R129、R131〜R139の値を適宜設定しておき、スイッチS51〜S58のいずれか1つのみを選択してオンさせることにより1dBステップで0dB〜7dBの減衰量を、S61〜S68のいずれか1つのみを選択してオンさせることにより1dBステップで8dB〜15dBの減衰量を、S71〜S78のいずれか1つのみを選択してオンさせることにより1dBステップで16dB〜23dBの減衰量を、ぞれぞれ実現することができ、従って利得可変増幅器の利得を複数段階に渡って調整することができる。   In this feedback circuit of the variable gain amplifier, the values of the resistors R111 to R119, R121 to R129, R131 to R139 are set as appropriate, and only one of the switches S51 to S58 is selected and turned on, thereby making a 1 dB step. By selecting only one of S61 to S68 and turning on the attenuation of 0 dB to 7 dB, the attenuation of 8 dB to 15 dB is selected in 1 dB step, and only one of S71 to S78 is selected. By turning it on, attenuation of 16 dB to 23 dB can be realized in 1 dB steps, and therefore the gain of the variable gain amplifier can be adjusted in a plurality of stages.

ところが、図5の利得可変増幅器では、K段階の利得調整を行うには、K個のスイッチが必要となって、回路規模が増大するという問題がある。   However, the gain variable amplifier of FIG. 5 has a problem that the K scale gain adjustment requires K switches, which increases the circuit scale.

本発明の目的は、多段階の利得調整を少ない数のスイッチで実現でき、且つその設定利得がスイッチのオン抵抗の影響を受けず、精度の高い利得量を得ることができるようにした利得可変増幅器を提供することである。   An object of the present invention is to provide a variable gain so that multi-stage gain adjustment can be realized with a small number of switches, and the set gain is not affected by the on-resistance of the switch, and a highly accurate gain amount can be obtained. An amplifier is provided.

上記課題を解決するために、請求項1にかかる発明は、演算増幅器の非反転入力端子を信号入力端子に接続し、前記演算増幅器の出力端子を信号出力端子に接続し、前記演算増幅器の前記出力端子と反転入力端子の間に帰還回路を接続してなる利得可変増幅器において、前記帰還回路は、前記演算増幅器の前記出力端子に直列接続された第1〜第N(N≧2)の減衰部と、該第1〜第N個の減衰部の各々の出力側に一端が接続された1個のスイッチと1個の抵抗からなるN個の直列回路、および該N個の直列回路の他端と接地間に接続された1個のスイッチと1個の抵抗からなる1個の直列回路により構成される切替部と、該切替部の前記N個の直列回路と前記1個の直列回路の共通接続点に接続された第N+1の減衰部と、該第N+1の減衰部の減衰量を選択するM個のスイッチとを備え、該M個のスイッチにおける前記第N+1の減衰部と反対側の端子を前記演算増幅器の前記反転入力端子に接続し、前記N個の直列回路の各スイッチと前記1個の直列回路のスイッチを同じオン抵抗とし、且つ前記N個の直列回路の各抵抗と前記1個の直列回路の抵抗を同じ抵抗値としたことを特徴とする。
請求項2にかかる発明は、請求項1に記載の利得可変増幅器において、前記演算増幅器の出力端子に接続された第N+2の減衰部と、該第N+2の減衰部の減衰量を選択するL(=M)個のスイッチとを備え、該L個のスイッチにおける前記第N+2の減衰部と反対側の端子を前記演算増幅器の前記反転入力端子に接続したことを特徴とする。
In order to solve the above-described problem, the invention according to claim 1 is configured such that a non-inverting input terminal of an operational amplifier is connected to a signal input terminal, an output terminal of the operational amplifier is connected to a signal output terminal, and the operational amplifier includes: In a variable gain amplifier in which a feedback circuit is connected between an output terminal and an inverting input terminal, the feedback circuit includes first to Nth (N ≧ 2) attenuations connected in series to the output terminal of the operational amplifier. N series circuit consisting of a switch, one switch having one end connected to the output side of each of the first to Nth attenuating sections, and one resistor, and the other of the N series circuits A switching unit configured by one series circuit including one switch and one resistor connected between the end and the ground, and the N series circuits and the one series circuit of the switching unit. An (N + 1) th attenuation unit connected to the common connection point, and the (N + 1) th decrease unit M switches for selecting the amount of attenuation of the unit, and a terminal opposite to the (N + 1) th attenuation unit in the M switches is connected to the inverting input terminal of the operational amplifier, and the N series Each switch of the circuit and the switch of the one series circuit have the same on-resistance, and each resistance of the N series circuit and the resistance of the one series circuit have the same resistance value.
According to a second aspect of the present invention, in the variable gain amplifier according to the first aspect, the N + 2th attenuating unit connected to the output terminal of the operational amplifier and the L (2) selecting the attenuation amount of the N + 2th attenuating unit. = M) switches, and a terminal on the opposite side of the N + 2 attenuation section in the L switches is connected to the inverting input terminal of the operational amplifier.

請求項1にかかる発明によれば、帰還回路における減衰量を少ない数のスイッチで多段階に渡って得ることができる。また、スイッチのオン抵抗がキャンセルされるので、精度の高い利得量を実現することができるばかりか、そのスイッチを構成するMOSトランジスタのサイズを大きくする必要もないので利得可変増幅器全体を小型化することができる。また、請求項2にかかる発明によれば、第N+1の減衰部のM個のスイッチと第N+2の減衰部のL(=M)個のスイッチをそれぞれMOSトランジスタで構成するとき、第N+1の減衰部の1個のスイッチと第N+2の減衰部の1個のスイッチを共通の駆動回路で駆動できるので、第N+1および第N+2の減衰部をM(=L)個の駆動回路で駆動することができ、駆動回路が半減できる。   According to the first aspect of the present invention, the attenuation in the feedback circuit can be obtained in multiple stages with a small number of switches. In addition, since the on-resistance of the switch is canceled, not only can a highly accurate gain amount be realized, but also the size of the variable gain amplifier can be reduced in size because it is not necessary to increase the size of the MOS transistor constituting the switch. be able to. According to the second aspect of the present invention, when the M switches of the (N + 1) th attenuating unit and the L (= M) switches of the (N + 2) th attenuating unit are respectively configured by MOS transistors, the N + 1th attenuating unit is provided. Since one common switch and one N + 2 attenuation unit switch can be driven by a common drive circuit, the N + 1th and N + 2 attenuation units can be driven by M (= L) drive circuits. The drive circuit can be halved.

図1は本発明の利得可変増幅器の原理を説明するためのブロック図である。1は信号入力端子、2〜7は減衰量A1〜A6の減衰部、8は減衰量A7の切替部、9は演算増幅器、10は信号出力端子である。S1〜S7はスイッチであり、特に切替部8のスイッチS3〜S6はオン抵抗が同一値である。また切替部8の抵抗R1〜R5は同一値の抵抗である。なお、請求項との関係では、減衰部4〜7が第1〜第Nの減衰部、減衰部3が第N+1の減衰部、減衰部2が第N+2の減衰部に相当する。   FIG. 1 is a block diagram for explaining the principle of the variable gain amplifier of the present invention. 1 is a signal input terminal, 2 to 7 are attenuation units of attenuation amounts A1 to A6, 8 is a switching unit of attenuation amount A7, 9 is an operational amplifier, and 10 is a signal output terminal. S1 to S7 are switches. In particular, the switches S3 to S6 of the switching unit 8 have the same on-resistance. The resistors R1 to R5 of the switching unit 8 are resistors having the same value. In relation to the claims, the attenuation units 4 to 7 correspond to the first to Nth attenuation units, the attenuation unit 3 corresponds to the (N + 1) th attenuation unit, and the attenuation unit 2 corresponds to the (N + 2) th attenuation unit.

この利得可変増幅器では、スイッチS1のみをオンさせたときは、帰還回路において、減衰部2による減衰量A1が実現できる。このとき演算増幅器9は入力インピーダンスが大きいのでスイッチS1には電流が流れず、そのスイッチS1のオン抵抗は回路に影響を与えない。   In this variable gain amplifier, when only the switch S1 is turned on, the attenuation amount A1 by the attenuation unit 2 can be realized in the feedback circuit. At this time, since the operational amplifier 9 has a large input impedance, no current flows through the switch S1, and the ON resistance of the switch S1 does not affect the circuit.

次に、スイッチS1,S4〜S6をオフさせ、スイッチS2,S3,S7をオンさせたときは、減衰部3の減衰量A2と減衰部4の減衰量A3に加えて、切替部8の抵抗R1とR5による減衰量A7が加算された減衰量を、帰還回路において実現できる。このとき、抵抗R1とR5は同一抵抗値であり、スイッチS3とS7も同一のオン抵抗であるので、この減衰量A7は1/2(=−6dB)となる。したがって、この場合の減衰量は、「A2+A3+A7」となる。このとき、スイッチS3,S7のオン抵抗がどのような値(但し同一値)であっても、減衰量A7は−6dBから変化しない。演算増幅器9は入力インピーダンスが大きいのでスイッチS2には電流が流れず、そのスイッチS2のオン抵抗は回路に影響を与えない。   Next, when the switches S1, S4 to S6 are turned off and the switches S2, S3, S7 are turned on, in addition to the attenuation amount A2 of the attenuation unit 3 and the attenuation amount A3 of the attenuation unit 4, the resistance of the switching unit 8 An attenuation amount obtained by adding the attenuation amount A7 due to R1 and R5 can be realized in the feedback circuit. At this time, since the resistors R1 and R5 have the same resistance value and the switches S3 and S7 have the same on-resistance, the attenuation A7 is ½ (= −6 dB). Accordingly, the attenuation in this case is “A2 + A3 + A7”. At this time, the attenuation A7 does not change from -6 dB regardless of the values of the on-resistances of the switches S3 and S7 (however, the same value). Since the operational amplifier 9 has a large input impedance, no current flows through the switch S2, and the on-resistance of the switch S2 does not affect the circuit.

次に、スイッチS1,S3,S5,S6をオフさせ、スイッチS2,S4,S7をオンさせたときは、減衰部3の減衰量A2と減衰部4の減衰量A3と減衰部5の減衰量A4に加えて、切替部8の抵抗R2とR5による減衰量A7が加算された減衰量を、帰還回路において実現できる。このとき、抵抗R2とR5は同一抵抗値であり、スイッチS4とS7も同一のオン抵抗であるので、この減衰量A7は1/2(=−6dB)となる。したがって、この場合の減衰量は、「A2+A3+A4+A7」となる。このとき、スイッチS4,S7のオン抵抗がどのような値(但し同一値)であっても、減衰量A7は−6dBから変化しない。   Next, when the switches S1, S3, S5, and S6 are turned off and the switches S2, S4, and S7 are turned on, the attenuation amount A2 of the attenuation unit 3, the attenuation amount A3 of the attenuation unit 4, and the attenuation amount of the attenuation unit 5 In addition to A4, an attenuation amount obtained by adding the attenuation amount A7 by the resistors R2 and R5 of the switching unit 8 can be realized in the feedback circuit. At this time, since the resistors R2 and R5 have the same resistance value and the switches S4 and S7 have the same on-resistance, the attenuation A7 is ½ (= −6 dB). Accordingly, the attenuation in this case is “A2 + A3 + A4 + A7”. At this time, the attenuation A7 does not change from −6 dB regardless of the values of the on-resistances of the switches S4 and S7 (however, the same value).

以下、同様に、スイッチS1,S3,S4,S6をオフさせ、スイッチS2,S5,S7をオンさせたときの減衰量は「A2+A3+A4+A5+A7」となり、スイッチS1、S3〜S5をオフさせ、スイッチS2,S6,S7をオンさせたときの減衰量は「A2+A3+A4+A5+A6+A7」となる。   Similarly, when the switches S1, S3, S4, and S6 are turned off and the switches S2, S5, and S7 are turned on, the amount of attenuation is “A2 + A3 + A4 + A5 + A7”, the switches S1, S3 to S5 are turned off, and the switches S2, S2 are turned off. The attenuation when S6 and S7 are turned on is “A2 + A3 + A4 + A5 + A6 + A7”.

以上により、スイッチS3〜S7のオン抵抗はキャンセルされたことになり、そのオン抵抗が回路に影響を与えることはない。また、そのオン抵抗を特別小さくする必要もないので、それを構成するMOSトランジスタのサイズを特別小さくする必要もない。   As described above, the on-resistances of the switches S3 to S7 are canceled, and the on-resistance does not affect the circuit. In addition, since it is not necessary to make the on-resistance specially small, it is not necessary to make the size of the MOS transistor constituting it specially small.

図2は図1の減衰部4〜7と切替部8の部分を具体的に表した回路であり、抵抗R11〜R18によりその減衰部4〜7が構成されている。また、図3は減衰部4〜7と切替部8の部分を具体的に表した別の例の回路であり、抵抗R21〜R33によりその減衰部4〜7が構成されている。図3に示す減衰部4〜7では、抵抗R21〜R33の抵抗値を適宜設定することにより、スイッチS3〜S6のいずれがオンとなった場合でも、入力インピーダンスをほぼ一定の値にすることができる。   FIG. 2 is a circuit specifically showing the attenuating units 4 to 7 and the switching unit 8 of FIG. 1, and the attenuating units 4 to 7 are configured by resistors R11 to R18. FIG. 3 is another example circuit specifically showing the attenuation units 4 to 7 and the switching unit 8, and the attenuation units 4 to 7 are configured by resistors R 21 to R 33. In the attenuating units 4 to 7 shown in FIG. 3, the input impedance can be set to a substantially constant value regardless of which of the switches S3 to S6 is turned on by appropriately setting the resistance values of the resistors R21 to R33. it can.

図4は利得可変増幅器の具体的な構成を示す回路図である。減衰部2の部分は抵抗R201〜R208からなり、スイッチS1の部分はスイッチS11〜S18からなり、そのスイッチS11のみをオンさせれば0dB、スイッチS12のみをオンさせれば−1dB、S13のみをオンさせれば−2dB、・・・・・、S18のみをオンさせれば−7dBの減衰量を実現できる。   FIG. 4 is a circuit diagram showing a specific configuration of the variable gain amplifier. The attenuating section 2 is composed of resistors R201 to R208, and the switch S1 is composed of switches S11 to S18. If only the switch S11 is turned on, 0 dB is obtained. If only the switch S12 is turned on, only -1 dB and S13 are produced. If turned on, −2 dB,..., If only S18 is turned on, an attenuation of −7 dB can be realized.

減衰部3の部分は抵抗R301〜R308からなり、スイッチS2の部分はスイッチS21〜S28からなり、そのスイッチS21のみをオンさせれば0dB、スイッチS22のみをオンさせれば−1dB、S23のみをオンさせれば−2dB、・・・・・、S28のみをオンさせれば−7dBの減衰量を実現できる。つまり、減衰部3とスイッチS2の部分は、減衰部2とスイッチS1の部分と同一構成である。   The attenuating section 3 is composed of resistors R301 to R308, and the switch S2 is composed of switches S21 to S28. If only the switch S21 is turned on, 0 dB is obtained. If only the switch S22 is turned on, only -1 dB and S23 are produced. If turned on, −2 dB,..., If only S28 is turned on, an attenuation of −7 dB can be realized. That is, the attenuation unit 3 and the switch S2 have the same configuration as the attenuation unit 2 and the switch S1.

減衰部4〜7は図3に示した構成を採用していて、例えば減衰部4で−10dB、減衰部5で−8dB、減衰部6で−6dB、減衰部7で−4dBの減衰量を実現できる。切替部8では、スイッチS7とスイッチS3〜S6のいずれの組み合わせでも前記したように−6dBの減衰量を実現できる。   The attenuation units 4 to 7 employ the configuration shown in FIG. 3. For example, the attenuation unit 4 has −10 dB, the attenuation unit 5 has −8 dB, the attenuation unit 6 has −6 dB, and the attenuation unit 7 has an attenuation of −4 dB. realizable. The switching unit 8 can realize an attenuation of −6 dB as described above in any combination of the switch S7 and the switches S3 to S6.

以上から、図4の利得可変増幅器では、減衰部2はスイッチS11〜S18により8種類の減衰量が実現でき、減衰部3〜7と切替部8ではスイッチS21〜S28と切替部8のスイッチS3〜S6の組み合わせにより8×4=32種類の減衰量が実現できるので、合計で40種類の減衰量を実現できる。このために必要はスイッチの数は21個である。つまり、スイッチ数の2倍の種類の減衰量(利得可変増幅器でみれば増幅度)を実現できる。これに対して、従来の図5では24種類の減衰量を実現するために24個のスイッチが必要であり、スイッチ数と減衰量の種類が同値に留まる。   From the above, in the variable gain amplifier of FIG. 4, the attenuation unit 2 can realize eight types of attenuation by the switches S11 to S18. Since 8 × 4 = 32 types of attenuation can be realized by the combination of ˜S6, a total of 40 types of attenuation can be realized. For this purpose, 21 switches are necessary. That is, it is possible to realize an attenuation amount twice as many as the number of switches (amplification degree in terms of a variable gain amplifier). On the other hand, in FIG. 5 of the related art, 24 switches are required to realize 24 types of attenuation, and the number of switches and types of attenuation remain the same.

また、図4の利得可変増幅器では、演算増幅器9の入力側でない部分に使用しているスイッチS3〜S7については、前記したように、それらを同一抵抗値のオン抵抗とし、且つ抵抗R1〜R5を同一抵抗値とすることにより、そのオン抵抗をキャンセルすることができる。スイッチにオン抵抗が存在すると、減衰量が設計値からずれて精度が低下するので、そのオン抵抗を低減すべく、そのスイッチを構成するMOSトランジスタのサイズを大きくする必要があり、利得可変増幅器の回路規模が大きくなるが、本実施例ではこの問題が解消できる。   In the variable gain amplifier of FIG. 4, the switches S3 to S7 used in the portion not on the input side of the operational amplifier 9 are set to the on-resistance having the same resistance value and the resistors R1 to R5 as described above. By making the same resistance value, the on-resistance can be canceled. If the on-resistance exists in the switch, the amount of attenuation will deviate from the design value and the accuracy will decrease. Therefore, in order to reduce the on-resistance, it is necessary to increase the size of the MOS transistor that constitutes the switch. Although the circuit scale increases, this embodiment can solve this problem.

また、スイッチS11〜S18とスイッチS21〜S28はいずれか一方のみがオンするように制御できるので、それらのスイッチをMOSトランジスタで構成して、スイッチS11とS21、S12とS22、・・・、S18とS28を同一の駆動回路で駆動することができ、駆動回路の数を削減することができる。   Further, since only one of the switches S11 to S18 and the switches S21 to S28 can be controlled to be turned on, these switches are constituted by MOS transistors, and the switches S11 and S21, S12 and S22,. And S28 can be driven by the same drive circuit, and the number of drive circuits can be reduced.

本発明の利得可変増幅器の基本的なブロック図である。It is a basic block diagram of the variable gain amplifier of the present invention. 図1の減衰部4〜7と切替部8の具体的回路の回路図である。FIG. 7 is a circuit diagram of specific circuits of the attenuation units 4 to 7 and the switching unit 8 of FIG. 図1の減衰部4〜7と切替部8の別の例の具体的回路の回路図である。FIG. 8 is a circuit diagram of a specific circuit of another example of the attenuation units 4 to 7 and the switching unit 8 in FIG. 1. 本発明の具体的な利得可変増幅器の回路図である。It is a circuit diagram of a specific variable gain amplifier of the present invention. 従来の利得可変増幅器の回路図である。It is a circuit diagram of a conventional variable gain amplifier.

符号の説明Explanation of symbols

1:信号入力端子
2〜7:減衰部
8:切替部
9:演算増幅器
10:信号出力端子
11〜13:減衰部
1: Signal input terminal 2-7: Attenuator 8: Switching unit 9: Operational amplifier 10: Signal output terminal 11-13: Attenuator

Claims (2)

演算増幅器の非反転入力端子を信号入力端子に接続し、前記演算増幅器の出力端子を信号出力端子に接続し、前記演算増幅器の前記出力端子と反転入力端子の間に帰還回路を接続してなる利得可変増幅器において、前記帰還回路は、
前記演算増幅器の前記出力端子に直列接続された第1〜第N(N≧2)の減衰部と、
該第1〜第N個の減衰部の各々の出力側に一端が接続された1個のスイッチと1個の抵抗からなるN個の直列回路、および該N個の直列回路の他端と接地間に接続された1個のスイッチと1個の抵抗からなる1個の直列回路により構成される切替部と、
該切替部の前記N個の直列回路と前記1個の直列回路の共通接続点に接続された第N+1の減衰部と、
該第N+1の減衰部の減衰量を選択するM個のスイッチとを備え、
該M個のスイッチにおける前記第N+1の減衰部と反対側の端子を前記演算増幅器の前記反転入力端子に接続し、
前記N個の直列回路の各スイッチと前記1個の直列回路のスイッチを同じオン抵抗とし、且つ前記N個の直列回路の各抵抗と前記1個の直列回路の抵抗を同じ抵抗値としたことを特徴とする利得可変増幅器。
The non-inverting input terminal of the operational amplifier is connected to the signal input terminal, the output terminal of the operational amplifier is connected to the signal output terminal, and a feedback circuit is connected between the output terminal and the inverting input terminal of the operational amplifier. In the variable gain amplifier, the feedback circuit includes:
First to Nth (N ≧ 2) attenuation units connected in series to the output terminal of the operational amplifier;
N series circuits including one switch having one end connected to the output side of each of the first to Nth attenuation units and one resistor, and the other end of the N series circuits and the ground A switching unit constituted by one series circuit composed of one switch and one resistor connected therebetween,
An N + 1th attenuation unit connected to a common connection point of the N series circuits and the one series circuit of the switching unit;
M switches for selecting the attenuation amount of the (N + 1) th attenuation unit,
A terminal opposite to the (N + 1) -th attenuation unit in the M switches is connected to the inverting input terminal of the operational amplifier;
Each switch of the N series circuits and the switch of the one series circuit have the same on-resistance, and each resistance of the N series circuits and the resistance of the one series circuit have the same resistance value. A variable gain amplifier.
請求項1に記載の利得可変増幅器において、
前記演算増幅器の出力端子に接続された第N+2の減衰部と、
該第N+2の減衰部の減衰量を選択するL(=M)個のスイッチとを備え、
該L個のスイッチにおける前記第N+2の減衰部と反対側の端子を前記演算増幅器の前記反転入力端子に接続したことを特徴とする利得可変増幅器。
The variable gain amplifier according to claim 1,
An N + 2th attenuation unit connected to the output terminal of the operational amplifier;
L (= M) switches for selecting the attenuation amount of the N + 2 attenuation unit,
A variable gain amplifier, wherein a terminal opposite to the N + 2 attenuation section in the L switches is connected to the inverting input terminal of the operational amplifier.
JP2006076831A 2006-03-20 2006-03-20 Variable gain amplifier Active JP4767051B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006076831A JP4767051B2 (en) 2006-03-20 2006-03-20 Variable gain amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006076831A JP4767051B2 (en) 2006-03-20 2006-03-20 Variable gain amplifier

Publications (2)

Publication Number Publication Date
JP2007258784A JP2007258784A (en) 2007-10-04
JP4767051B2 true JP4767051B2 (en) 2011-09-07

Family

ID=38632632

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006076831A Active JP4767051B2 (en) 2006-03-20 2006-03-20 Variable gain amplifier

Country Status (1)

Country Link
JP (1) JP4767051B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009253330A (en) 2008-04-01 2009-10-29 Seiko Epson Corp Variable resistor array, amplifier circuit and electronic equipment

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0644697B2 (en) * 1985-12-11 1994-06-08 ソニー株式会社 Gain control circuit
JPS6419812A (en) * 1987-07-15 1989-01-23 Hitachi Ltd Gain adjusting circuit
JP2005184055A (en) * 2003-12-16 2005-07-07 New Japan Radio Co Ltd Electronic volume

Also Published As

Publication number Publication date
JP2007258784A (en) 2007-10-04

Similar Documents

Publication Publication Date Title
US7417499B2 (en) Gain controlled amplifier and cascoded gain controlled amplifier based on the same
US8410846B2 (en) Variable gain amplifier
KR20070038126A (en) Programmable low noise amplifier and method
JP6307980B2 (en) Differential amplifier circuit and semiconductor integrated circuit
TW200934111A (en) Programmable gain circuit
JP2011503939A (en) Integrated digitally controlled dB linearity attenuator
US9692378B2 (en) Programmable gain amplifier with analog gain trim using interpolation
US20060114078A1 (en) Electronic volume
JP2007221402A (en) Variable gain amplifier and semiconductor integrated device
JP4767051B2 (en) Variable gain amplifier
KR100884591B1 (en) On Die Termination Circuit
JP6072387B1 (en) Variable gain amplifier
US6549075B1 (en) Method of configuring a switch network for programmable gain amplifiers
TWI623192B (en) Circuit and amplifier with deterministic noise cancellation
JP6903328B2 (en) Amplifier circuit
JP5126355B2 (en) Termination circuit, semiconductor device, and electronic device
JP7081783B2 (en) Amplifier circuit
JP7262090B2 (en) Combined resistance circuit and variable gain amplifier circuit
JP2005117489A (en) Electronic volume circuit
JP2005184055A (en) Electronic volume
JP4913392B2 (en) Attenuator
US12009949B2 (en) Signal receiver
WO2020031372A1 (en) Variable gain amplifier
JP2008193205A (en) Electronic volume circuit
KR20090022987A (en) Amplifier circuit

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090107

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20101006

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101214

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110607

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110614

R150 Certificate of patent or registration of utility model

Ref document number: 4767051

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140624

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250