JP4764990B2 - Output voltage detection method for power converter - Google Patents
Output voltage detection method for power converter Download PDFInfo
- Publication number
- JP4764990B2 JP4764990B2 JP2005166650A JP2005166650A JP4764990B2 JP 4764990 B2 JP4764990 B2 JP 4764990B2 JP 2005166650 A JP2005166650 A JP 2005166650A JP 2005166650 A JP2005166650 A JP 2005166650A JP 4764990 B2 JP4764990 B2 JP 4764990B2
- Authority
- JP
- Japan
- Prior art keywords
- power converter
- voltage detection
- output voltage
- signal
- conversion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Control Of Ac Motors In General (AREA)
Description
この発明は、電力変換装置の交流出力電圧を検出する方式、特に誘導電動機の低速運転時などにおける微小電圧の検出方式に関する。 The present invention relates to a method for detecting an AC output voltage of a power converter, and more particularly to a method for detecting a minute voltage during low speed operation of an induction motor.
図５に、例えば特許文献１に開示されている、電力変換装置により誘導電動機の駆動制御を行なう際の電圧検出方式の一例を示す。
その詳細は省略するが、電力変換器ＳＳと誘導電動機ＩＭとの間に電圧検出器ＰＴを接続し、この電圧検出器ＰＴを用いて電力変換器ＳＳの交流出力電圧を検出するものである。
電圧検出器ＰＴとしては、一般的に計器用変成器が用いられており、検出された信号は制御演算器（図５では、磁束演算器ＦＣＡＬ）に入力される構成となっている。
FIG. 5 shows an example of a voltage detection method disclosed in, for example,
Although details thereof are omitted, a voltage detector PT is connected between the power converter SS and the induction motor IM, and the AC output voltage of the power converter SS is detected using the voltage detector PT.
As the voltage detector PT, an instrument transformer is generally used, and the detected signal is input to a control arithmetic unit (the magnetic flux arithmetic unit FCAL in FIG. 5).
電力変換装置の交流出力電圧を検出する場合、上述のように計器用変成器を用いて検出するのが一般的であるが、微小な電圧を検出するには検出誤差が増大するという問題がある。例えば、誘導電動機の低速運転時には、電力変換器の出力電圧，周波数が低下する。このため、計器用変成器の出力信号の振幅も微小となり、信号伝達を行なう後段のアナログ回路、およびデジタル信号への変換を行なうＡＤ変換器のオフセット等が検出誤差として大きく影響してしまう。特に、誘導電動機の速度センサレスベクトル制御における速度推定等では高精度の電圧検出が必要であり、上述のような電圧検出では装置性能の低下を招くおそれがある。
したがって、この発明の課題は、電力変換装置の電圧検出誤差を低減し得るようにすることにある。
When detecting the AC output voltage of the power converter, it is common to detect it using the instrument transformer as described above, but there is a problem that detection error increases in order to detect a minute voltage. . For example, during the low speed operation of the induction motor, the output voltage and frequency of the power converter are reduced. For this reason, the amplitude of the output signal of the instrument transformer also becomes minute, and the offset of the analog circuit in the subsequent stage that transmits the signal and the AD converter that converts the signal into a digital signal have a great influence as detection errors. In particular, high-accuracy voltage detection is required for speed estimation or the like in speed sensorless vector control of an induction motor, and the above-described voltage detection may cause a decrease in apparatus performance.
Therefore, an object of the present invention is to reduce the voltage detection error of the power converter.
このような課題を解決するため、請求項１の発明では、電力変換装置の交流出力電圧を検出する検出方式であって、
電圧検出手段にて検出された信号をその信号の周波数に基づき波形整形を行なう波形整形手段と、この波形整形手段にて整形した信号をデジタル信号に変換するアナログ−デジタル変換手段と、その変換されたデジタル信号を前記波形整形手段の入出力周波数特性とは逆極性にて前記電圧検出手段により検出された信号に復元する波形復元手段とを備えたことを特徴とする。
この請求項１の発明においては、前記波形整形手段は、検出信号が微小電圧となる低周波領域でのゲインを高くすることができる（請求項２の発明）。これら請求項１または２の発明においては、前記波形復元手段は、Ｚ変換または双一次変換を行なうものであることができる（請求項３の発明）。
In order to solve such a problem, the invention of
Waveform shaping means for shaping the signal detected by the voltage detection means based on the frequency of the signal, analog-digital conversion means for converting the signal shaped by the waveform shaping means into a digital signal, and the conversion Waveform restoration means for restoring the digital signal to a signal detected by the voltage detection means with a polarity opposite to the input / output frequency characteristic of the waveform shaping means.
In the first aspect of the invention, the waveform shaping means can increase the gain in the low frequency region where the detection signal is a minute voltage (the second aspect of the invention). In these inventions of
この発明によれば、電力変換装置の交流出力電圧が微小な領域での検出ゲインを増加させることで、検出誤差を低減することが可能となる。
According to the invention, by the AC output voltage of the power converter is Ru increases the detection gain of a minute region, it is possible to reduce the detection error.
図１はこの発明の実施の形態を示すブロック構成図である。
図１は電力変換装置の１相分の出力電圧検出回路を示しており、電力変換装置ＳＳに対し、電圧検出器ＰＴ、波形成形手段ＡＦ、アナログ−デジタル変換器ＡＤおよび波形復元手段ＤＦ等を設けて構成される。
電力変換装置ＳＳの出力電圧および周波数は、前述のとおり誘導電動機の低速運転時において低下するため、電圧検出器ＰＴの出力信号の振幅も微小となり、電圧検出誤差が増大する可能性がある。
FIG. 1 is a block diagram showing an embodiment of the present invention.
FIG. 1 shows an output voltage detection circuit for one phase of a power conversion device. A voltage detector PT, waveform shaping means AF, analog-digital converter AD, waveform restoration means DF, etc. are provided for the power conversion device SS. Provided and configured.
Since the output voltage and frequency of the power converter SS are reduced during the low-speed operation of the induction motor as described above, the amplitude of the output signal of the voltage detector PT may be small, and the voltage detection error may increase.
そこで、図１では電圧検出器ＰＴの出力側に波形整形手段ＡＦを設け、ここで低速域のゲインを増大させて信号出力を行なうようにする。つまり、波形整形手段ＡＦを、例えば図２に示すような入出力周波数特性を持つアナログフィルタ回路とする。なお、図２の範囲Ｂは、電力変換装置の基本周波数以上の不要な成分を減衰させる領域で、電力変換装置の出力電圧の基本波成分をより安定に検出できるようにするためのものである。波形整形手段ＡＦの出力信号は、アナログ−デジタル変換器ＡＤによってデジタル信号化され、波形復元手段ＤＦに入力される。 Therefore, in FIG. 1, the waveform shaping means AF is provided on the output side of the voltage detector PT, and the signal is output by increasing the gain in the low speed region. That is, the waveform shaping means AF is an analog filter circuit having input / output frequency characteristics as shown in FIG. In addition, the range B of FIG. 2 is an area | region which attenuate | damps the unnecessary component more than the fundamental frequency of a power converter device, and enables it to detect the fundamental wave component of the output voltage of a power converter device more stably. . The output signal of the waveform shaping means AF is converted into a digital signal by the analog-digital converter AD and input to the waveform restoration means DF.
波形復元手段ＤＦは、図２に示す波形成形手段ＡＦの入出力周波数特性の逆特性を有しており、検出信号を復元させるように動作する。なお、波形復元手段ＤＦでの信号変換としては、連続系でのフィルタ特性を離散時間系に変換する一般的な方法であるＺ変換、または双一次変換（または双一次Ｚ変換）手段を用いて構成することも可能である。
図３は、図２に示す入出力周波数特性を実現する具体的な回路構成例であり、オペアンプＱ1、抵抗Ｒ1，Ｒ2，Ｒ3およびコンデンサＣ1，Ｃ2などから構成される。以下に、図３に示す回路の伝達特性を求める。
The waveform restoration means DF has a reverse characteristic of the input / output frequency characteristic of the waveform shaping means AF shown in FIG. 2, and operates so as to restore the detection signal. As signal conversion in the waveform restoration means DF, Z conversion or bilinear conversion (or bilinear Z conversion) means, which is a general method for converting the filter characteristics in the continuous system into a discrete time system, is used. It is also possible to configure.
FIG. 3 is a specific circuit configuration example for realizing the input / output frequency characteristics shown in FIG. 2, and includes an operational amplifier Q 1 , resistors R 1 , R 2 , R 3 and capacitors C 1 , C 2 . Hereinafter, the transfer characteristics of the circuit shown in FIG. 3 are obtained.
図３において、入力端子とオペアンプＱ1のマイナス端子との間のインピーダンスをＺ1、オペアンプＱ1のマイナス端子と出力端子との間のインピーダンスをＺ2とおくと、伝達関数は次式で示される。
Ｆ（ω）＝Ｚ2／Ｚ1 …（１）
ここで、インピーダンスＺ1は図３より抵抗Ｒ1であり、次式で表わされる。
Ｚ1＝Ｒ1 …（２）
In FIG. 3, Z 1 impedance between the negative terminal of the input terminal and an operational amplifier Q 1, the impedance between the negative terminal and the output terminal of the operational amplifier Q 1 putting a Z 2, the transfer function represented by the following formula It is.
F (ω) = Z 2 / Z 1 (1)
Here, impedance Z 1 is resistance R 1 from FIG. 3 and is expressed by the following equation.
Z 1 = R 1 (2)
また、Ｚ2はコンデンサＣ1と、抵抗Ｒ2とコンデンサＣ2との直列回路と、抵抗Ｒ3との並列回路の合成インピーダンスとなる。ここで、コンデンサＣ1のアドミッタンスをＹ2a、抵抗Ｒ2とコンデンサＣ2との直列回路のアドミッタンスをＹ2b、抵抗Ｒ3のアドミッタンスをＹ2cとすると、これらの合成アドミッタンスＹ2は次の数１の（３）式で示すことができる。
インピーダンスＺ2はアドミッタンスＹ2の逆数なので、次の（４）式のようになる。
Ｚ2＝１／Ｙ2＝Ｒ3×（１＋ω・Ｃ2・Ｒ2）／
[ω2・Ｃ1・Ｃ2・Ｒ2・Ｒ3＋ω×（Ｃ1・Ｒ3＋Ｃ2・Ｒ2＋Ｃ2・Ｒ3）＋１]
…（４）
先の（２）式と（４）式を（１）式に代入すると、次の（５）式が得られる。
Ｆ（ω）＝Ｚ2／Ｚ1＝Ｒ3×（１＋ω・Ｃ2・Ｒ2）／
Ｒ1×[ω2・Ｃ1・Ｃ2・Ｒ2・Ｒ3＋ω×（Ｃ1・Ｒ3＋Ｃ2・Ｒ2＋Ｃ2・Ｒ3）＋１]
…（５）
Since the impedance Z 2 is an inverse number of the admittance Y 2 , the following equation (4) is obtained.
Z 2 = 1 / Y 2 = R 3 × (1 + ω · C 2 · R 2 ) /
[ω 2 · C 1 · C 2 · R 2 · R 3 + ω × (C 1 · R 3 + C 2 · R 2 + C 2 · R 3 ) +1]
(4)
Substituting the previous equations (2) and (4) into equation (1) yields the following equation (5).
F (ω) = Z 2 / Z 1 = R 3 × (1 + ω · C 2 · R 2 ) /
R 1 × [ω 2 · C 1 · C 2 · R 2 · R 3 + ω × (C 1 · R 3 + C 2 · R 2 + C 2 · R 3 ) +1]
... (5)
（５）式を次の数２の（６）式のように変形し、
１／[ω2・Ｃ1・Ｃ2・Ｒ2・Ｒ3＋ω×（Ｃ1・Ｒ3＋Ｃ2・Ｒ2＋Ｃ2・Ｒ3）＋１]
＝１／[（１＋ω・Ｔ1）]×[１／（１＋ω・Ｔ3）]
The formula (5) is transformed into the following formula (6),
1 / [ω 2 · C 1 · C 2 · R 2 · R 3 + ω × (C 1 · R 3 + C 2 · R 2 + C 2 · R 3 ) +1]
= 1 / [(1 + ω · T 1 )] × [1 / (1 + ω · T 3 )]
そうすると、上記（５）式は次の数３の（７）式のように表わされる。
ここで、上記（７）式の第３，４項は、次の（８）式のように表わされる。
[１／（１＋ω・Ｔ1）]×[１／（１＋ω・Ｔ3）]
＝１／[ω2・Ｔ1・Ｔ3＋ω×（Ｔ1＋Ｔ3）＋１] …（８）
Here, the third and fourth terms of the above equation (7) are expressed as the following equation (8).
[1 / (1 + ω · T 1 )] × [1 / (1 + ω · T 3 )]
= 1 / [ω 2 · T 1 · T 3 + ω × (T 1 + T 3 ) +1] (8)
上記（６）〜（８）式より、
Ｔ1・Ｔ3＝Ｃ1・Ｃ2・Ｒ2・Ｒ3 …（９）
Ｔ1＋Ｔ3＝Ｃ1・Ｒ3＋Ｃ2・Ｒ2＋Ｃ2・Ｒ3 …（１０）
Ｔ2＝Ｃ2・Ｒ2 …（１１）
From the above formulas (6) to (8),
T 1 · T 3 = C 1 ·
T 1 + T 3 = C 1 · R 3 + C 2 · R 2 + C 2 · R 3 (10)
T 2 = C 2 · R 2 (11)
上記（９）式と（１０）式より、
Ｃ1・Ｒ3＝Ｔ1・Ｔ3／Ｔ2 …（１２）
が得られ、（１０）〜（１２）式より、次の（１３）式が得られる。
Ｃ2・Ｒ3＝Ｔ1＋Ｔ3−Ｔ2−Ｔ1・Ｔ3／Ｔ2 …（１３）
From the above formulas (9) and (10),
C 1 · R 3 = T 1 · T 3 / T 2 (12)
The following formula (13) is obtained from the formulas (10) to (12).
C 2 · R 3 = T 1 + T 3 -T 2 -T 1 · T 3 / T 2 (13)
よって、（１１）〜（１３）式より、Ｔ1〜Ｔ3および図４に示す低速域のゲインを設定し、回路定数内のいずれか１つの値を設定すれば、残りの回路定数は一義的に決定することができる。したがって、図３に示す回路構成により図４に示すゲイン特性が実現でき、近似的に図２に示す特性を実現できることが分かる。 Therefore, from the equations (11) to (13), the remaining circuit constants are unambiguous if T 1 to T 3 and the low-frequency gain shown in FIG. 4 are set and any one of the circuit constants is set. Can be determined. Therefore, it can be seen that the gain characteristics shown in FIG. 4 can be realized by the circuit configuration shown in FIG. 3, and the characteristics shown in FIG. 2 can be approximately realized.
ＳＳ…電力変換装置、ＰＴ…電圧検出器、ＡＦ…波形整形手段、ＡＤ…アナログ−デジタル変換器、ＤＦ…波形復元手段、ＳＷ１，ＳＷ２…スイッチング素子、Ｑ１…オペアンプ。 SS: power converter, PT: voltage detector, AF: waveform shaping means, AD: analog-digital converter, DF: waveform restoration means, SW1, SW2: switching element, Q1: operational amplifier.
Claims (3)
電圧検出手段にて検出された信号をその信号の周波数に基づき波形整形を行なう波形整形手段と、この波形整形手段にて整形した信号をデジタル信号に変換するアナログ−デジタル変換手段と、その変換されたデジタル信号を前記波形整形手段の入出力周波数特性とは逆極性にて前記電圧検出手段により検出された信号に復元する波形復元手段とを備えたことを特徴とする電力変換装置の出力電圧検出方式。 A detection method for detecting an AC output voltage of a power converter,
Waveform shaping means for shaping the signal detected by the voltage detection means based on the frequency of the signal, analog-digital conversion means for converting the signal shaped by the waveform shaping means into a digital signal, and the conversion Output voltage detection of a power converter, comprising: a waveform restoration means for restoring the digital signal obtained by the voltage detection means with a polarity opposite to the input / output frequency characteristic of the waveform shaping means method.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005166650A JP4764990B2 (en) | 2005-06-07 | 2005-06-07 | Output voltage detection method for power converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005166650A JP4764990B2 (en) | 2005-06-07 | 2005-06-07 | Output voltage detection method for power converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2006345596A JP2006345596A (en) | 2006-12-21 |
| JP4764990B2 true JP4764990B2 (en) | 2011-09-07 |
Family
ID=37642112
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005166650A Expired - Fee Related JP4764990B2 (en) | 2005-06-07 | 2005-06-07 | Output voltage detection method for power converter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4764990B2 (en) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11274930A (en) * | 1998-03-25 | 1999-10-08 | Nec Corp | Current detection circuit |
| JP2003188724A (en) * | 2001-12-14 | 2003-07-04 | Sankyo Seiki Mfg Co Ltd | Method for converting analog signal to digital signal and signal detector |
-
2005
- 2005-06-07 JP JP2005166650A patent/JP4764990B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2006345596A (en) | 2006-12-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101739911B1 (en) | Motor control apparatus and control method thereof | |
| CN102193018B (en) | System and method for sensing an amplifier load current | |
| JP2008275634A (en) | Circuit and method for measuring distances | |
| WO2005091126A1 (en) | Signal processing device | |
| US10547265B2 (en) | System and method for controlling motor | |
| JP3548887B2 (en) | Method and apparatus for measuring insulation resistance | |
| JP2010223781A (en) | Current integrating circuit device and secondary battery package using the same | |
| US20220029505A1 (en) | Systems and methods for sensing displacement of an electromechanical transducer | |
| JP2004309386A (en) | Current detector | |
| US9250068B2 (en) | Rotation angle detecting device | |
| JP4764990B2 (en) | Output voltage detection method for power converter | |
| JPH0715972A (en) | Inverter controller | |
| US20050104475A1 (en) | Current detection circuit and current detection method | |
| US20230144960A1 (en) | Compensating for current splitting errors in a measurement system | |
| JP2004053528A (en) | Current detecting circuit | |
| JP2013198229A (en) | Δς modulation a/d converter and motor controller including the same | |
| JP3161133B2 (en) | Force detection device | |
| US11047929B2 (en) | Signal processing circuit and motor drive system | |
| JP5463215B2 (en) | Control device for motor for electric power steering | |
| JP4513559B2 (en) | Sensor circuit | |
| JPH04340400A (en) | Driver of stepping motor | |
| JP3233176B2 (en) | Analog quantity measuring device | |
| JP6843586B2 (en) | Motor controller, motor control method and computer program | |
| JPH09222433A (en) | Revolution speed detection device for dc motor with brush | |
| JP2024055417A (en) | Driving device and driving method for vibration actuator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080313 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20101105 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20101116 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101213 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110405 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20110422 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110418 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140624 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |