JP4731800B2 - 入力信号を負荷に結合するインタフェース回路および方法 - Google Patents
入力信号を負荷に結合するインタフェース回路および方法 Download PDFInfo
- Publication number
- JP4731800B2 JP4731800B2 JP2003325447A JP2003325447A JP4731800B2 JP 4731800 B2 JP4731800 B2 JP 4731800B2 JP 2003325447 A JP2003325447 A JP 2003325447A JP 2003325447 A JP2003325447 A JP 2003325447A JP 4731800 B2 JP4731800 B2 JP 4731800B2
- Authority
- JP
- Japan
- Prior art keywords
- load
- capacitor
- signal
- interface circuit
- magnitude
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000008878 coupling Effects 0.000 title claims description 10
- 238000010168 coupling process Methods 0.000 title claims description 10
- 238000005859 coupling reaction Methods 0.000 title claims description 10
- 238000000034 method Methods 0.000 title claims description 4
- 239000003990 capacitor Substances 0.000 claims description 45
- 230000005540 biological transmission Effects 0.000 claims description 13
- 230000007423 decrease Effects 0.000 claims description 12
- 230000003321 amplification Effects 0.000 claims 2
- 238000003199 nucleic acid amplification method Methods 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 2
- 238000012935 Averaging Methods 0.000 description 1
- 230000010267 cellular communication Effects 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/38—Impedance-matching networks
- H03H7/40—Automatic matching of load impedance to source impedance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P5/00—Coupling devices of the waveguide type
- H01P5/04—Coupling devices of the waveguide type with variable factor of coupling
Landscapes
- Amplifiers (AREA)
Description
14:負荷
20:整合回路網
21:固定回路網
22:MEMコンデンサ
Claims (8)
- 入力信号を負荷に結合するインタフェース回路であって、該インタフェース回路は受動素子で構成され、
前記入力信号を前記負荷へ結合する固定インピーダンスを有する回路網と、
前記負荷に並列接続されたコンデンサであって、前記入力信号によって該コンデンサの端子間にかかる端子間信号の振幅の増大に応答して増大し、減少に応答して減少する容量値を有する前記コンデンサと、
を備えているインタフェース回路。 - 前記コンデンサが、第1の極板と、該第1の極板の上方で懸架された第2の極板とを備え、前記第1の極板と前記第2の極板との間の距離は、該第1と第2の極板間に前記端子間信号を印加したときに減少し、該減少の大きさは前記端子間信号の振幅に依存する、請求項1に記載のインタフェース回路。
- 前記第2の極板がばねにより前記第1の極板の上方で懸架される、請求項2に記載のインタフェース回路。
- 前記回路網が複数の伝送線路を備えている、請求項1に記載のインタフェース回路。
- 前記回路網がコンデンサをさらに備えている、請求項4に記載のインタフェース回路。
- 前記複数の伝送線路が、
前記入力信号を前記負荷へ接続する第1の伝送線路と、
前記入力信号をグラウンドへ直流経路によって接続する第2の伝送線路と、
を備えている、請求項4に記載のインタフェース回路。 - 増幅された入力信号を負荷に印加する増幅段であって、
入力信号を増幅して出力信号を出力ノード上に発生する電力増幅器と、
前記出力ノードと前記負荷との間に接続された受動回路網であって、前記出力信号の大きさが減少するにしたがって結合インピーダンスの大きさが増加するように、前記出力信号の大きさと共に変化する前記結合インピーダンスによって特徴付けられる前記受動回路網と、
を備え、
前記受動回路網は、
前記出力ノードを前記負荷へ結合する固定インピーダンスを有する固定回路網と、
前記負荷に並列接続されたコンデンサであって、前記出力信号によって該コンデンサの端子間にかかる端子間信号の振幅の増大に応答して増大し、減少に応答して減少する容量値を有する前記コンデンサと、
を備えている、増幅段。 - 負荷に信号を印加する方法であって、
信号を受信し増幅して出力信号を出力ノード上に発生する電力増幅器を設けるステップであって、該電力増幅器は前記出力信号の大きさと共に増大する効率を有している、ステップと、
前記出力ノードと前記負荷との間に接続された受動回路網を設けるステップであって、該受動回路網は、前記出力信号の大きさが減少するにしたがって結合インピーダンスの大きさが増大するように、前記出力信号の大きさと共に変化する前記結合インピーダンスによって特徴付けられる、ステップと、
を含み、
前記受動回路網は、
前記出力ノードを前記負荷に結合する固定インピーダンスを有する固定回路網と、
前記負荷に並列接続されたコンデンサであって、前記出力信号によって該コンデンサの端子間にかかる端子間信号の振幅の増大に応答して増大し、減少に応答して減少する容量値を有する前記コンデンサと、
を含む、方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/251273 | 2002-09-19 | ||
US10/251,273 US6977562B2 (en) | 2002-09-19 | 2002-09-19 | Self-tuned matching network for high efficient power amplifiers |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2004112810A JP2004112810A (ja) | 2004-04-08 |
JP4731800B2 true JP4731800B2 (ja) | 2011-07-27 |
Family
ID=31946467
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003325447A Expired - Fee Related JP4731800B2 (ja) | 2002-09-19 | 2003-09-18 | 入力信号を負荷に結合するインタフェース回路および方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US6977562B2 (ja) |
EP (1) | EP1401047A1 (ja) |
JP (1) | JP4731800B2 (ja) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7126438B2 (en) * | 2004-05-19 | 2006-10-24 | Avago Technologies Wireless Ip (Singapore) Pte. Ltd. | Circuit and method for transmitting an output signal using a microelectromechanical systems varactor and a series inductive device |
US7501897B2 (en) * | 2004-07-14 | 2009-03-10 | Mitsubishi Electric Corporation | High-power amplifier |
JP2008512968A (ja) * | 2004-09-10 | 2008-04-24 | クァンタム・アプライド・サイエンス・アンド・リサーチ・インコーポレーテッド | 電圧雑音と電流雑音を減少させる増幅器回路とその方法 |
US20080094149A1 (en) * | 2005-09-22 | 2008-04-24 | Sungsung Electronics Co., Ltd. | Power amplifier matching circuit and method using tunable mems devices |
WO2008007330A2 (en) * | 2006-07-12 | 2008-01-17 | Nxp B.V. | Load-line adaptation |
US20090088105A1 (en) * | 2007-09-28 | 2009-04-02 | Ahmadreza Rofougaran | Method and system for utilizing a programmable coplanar waveguide or microstrip bandpass filter for undersampling in a receiver |
US8134425B2 (en) * | 2007-12-13 | 2012-03-13 | Broadcom Corporation | Method and system for filters embedded in an integrated circuit package |
US8502608B2 (en) * | 2010-11-01 | 2013-08-06 | Samsung Electronics Co., Ltd. | Tunable power amplifier using laminate MEMS capacitors |
US10122327B2 (en) | 2013-04-24 | 2018-11-06 | Purdue Research Foundation | Band-reconfigurable and load-adaptive power amplifier |
US9473078B2 (en) * | 2014-08-05 | 2016-10-18 | Texas Instruments Incorporated | Tunable power amplifier with wide frequency range |
JP2021175147A (ja) | 2020-04-30 | 2021-11-01 | 株式会社村田製作所 | 負荷検出回路、および、増幅回路 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3437931A (en) * | 1965-12-16 | 1969-04-08 | Gates Radio Co | Shunt fed pi-l output network |
US3430157A (en) * | 1966-11-10 | 1969-02-25 | John W Wood | High efficiency class c amplifier |
US3919656A (en) * | 1973-04-23 | 1975-11-11 | Nathan O Sokal | High-efficiency tuned switching power amplifier |
US5300895A (en) * | 1992-10-01 | 1994-04-05 | Texas Instruments Incorporated | Method for terminating harmonics of transistors |
US6160449A (en) * | 1999-07-22 | 2000-12-12 | Motorola, Inc. | Power amplifying circuit with load adjust for control of adjacent and alternate channel power |
KR100344790B1 (ko) * | 1999-10-07 | 2002-07-19 | 엘지전자주식회사 | 마이크로 기계구조를 이용한 주파수 가변 초고주파 필터 |
KR100325420B1 (ko) * | 2000-02-15 | 2002-02-21 | 강인호 | 개선된 이득을 갖는 포락선 추적 증폭기, 이를 이용한 이동 통신 단말기 및 그에 관한 이득 개선 방법 |
FI109382B (fi) * | 2000-06-27 | 2002-07-15 | Nokia Corp | Sovituspiiri |
US6304153B1 (en) * | 2000-07-19 | 2001-10-16 | Hughes Electronics Corporation | Resonator tuning system |
US6621370B1 (en) * | 2000-09-15 | 2003-09-16 | Atheros Communications, Inc. | Method and system for a lumped-distributed balun |
TW486861B (en) * | 2001-07-04 | 2002-05-11 | Ind Tech Res Inst | Impedance matching circuit for a multi-band power amplifier |
-
2002
- 2002-09-19 US US10/251,273 patent/US6977562B2/en not_active Expired - Fee Related
-
2003
- 2003-04-17 EP EP03009061A patent/EP1401047A1/en not_active Withdrawn
- 2003-09-18 JP JP2003325447A patent/JP4731800B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2004112810A (ja) | 2004-04-08 |
EP1401047A1 (en) | 2004-03-24 |
US20040056733A1 (en) | 2004-03-25 |
US6977562B2 (en) | 2005-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10171047B2 (en) | Power amplifier with stabilising network | |
EP1703634B1 (en) | Bias circuit | |
US7567128B2 (en) | Power amplifier suppressing radiation of second harmonic over wide frequency band | |
KR100905948B1 (ko) | 도허티 증폭기 및 이를 포함하는 신호 증폭 시스템, 신호 증폭 방법 | |
EP2262107B1 (en) | Inverse class F amplifier and method | |
JP4731800B2 (ja) | 入力信号を負荷に結合するインタフェース回路および方法 | |
KR20050046731A (ko) | 고전력 도허티 증폭기 회로 및 고전력 도허티 증폭기 회로패키지 | |
CN107078703B (zh) | 具有dvc的功率放大器匹配电路 | |
US6346853B1 (en) | Predistortion linearizer circuit | |
CN100495913C (zh) | 直流偏压消除电路 | |
US10862440B2 (en) | High-frequency amplifier | |
US7468636B2 (en) | Radio frequency power amplifier | |
US6753716B2 (en) | Balanced load switch | |
CN110086431B (zh) | 包络跟踪功率放大器装置 | |
CN114301396A (zh) | 动态偏置控制电路和Doherty功率放大器 | |
KR101910896B1 (ko) | 피킹 증폭기의 출력 정합회로에 공진회로를 사용하는 광대역 도허티 전력증폭기 | |
CN102466898A (zh) | 光调制装置 | |
US7126438B2 (en) | Circuit and method for transmitting an output signal using a microelectromechanical systems varactor and a series inductive device | |
CN113872530B (zh) | 低噪声放大电路以及低噪声放大器 | |
US20210175853A1 (en) | Power amplifier | |
US20220247376A1 (en) | Differential amplification circuit | |
US20050052232A1 (en) | Balanced power amplifier and high-frequency communication apparatus | |
Al-Khateeb et al. | Using MEMS in Class D amplifiers for standard GSM carrier | |
KR101091969B1 (ko) | 전력 증폭 장치 | |
US6483385B1 (en) | Signal amplification circuit with unequal top and bottom surface areas |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060915 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20070328 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20070404 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20070404 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090708 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090714 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20091013 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20091016 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100114 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100622 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100922 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110415 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110420 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140428 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140428 Year of fee payment: 3 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: R3D02 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140428 Year of fee payment: 3 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: R3D02 |
|
LAPS | Cancellation because of no payment of annual fees |