JP4645222B2 - Multilayer wiring board and connection structure of multilayer wiring board - Google Patents

Multilayer wiring board and connection structure of multilayer wiring board Download PDF

Info

Publication number
JP4645222B2
JP4645222B2 JP2005040505A JP2005040505A JP4645222B2 JP 4645222 B2 JP4645222 B2 JP 4645222B2 JP 2005040505 A JP2005040505 A JP 2005040505A JP 2005040505 A JP2005040505 A JP 2005040505A JP 4645222 B2 JP4645222 B2 JP 4645222B2
Authority
JP
Japan
Prior art keywords
wiring board
connector
ground
multilayer wiring
conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005040505A
Other languages
Japanese (ja)
Other versions
JP2006228944A (en
Inventor
英男 江袋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujifilm Business Innovation Corp
Original Assignee
Fuji Xerox Co Ltd
Fujifilm Business Innovation Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Xerox Co Ltd, Fujifilm Business Innovation Corp filed Critical Fuji Xerox Co Ltd
Priority to JP2005040505A priority Critical patent/JP4645222B2/en
Publication of JP2006228944A publication Critical patent/JP2006228944A/en
Application granted granted Critical
Publication of JP4645222B2 publication Critical patent/JP4645222B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)
  • Combinations Of Printed Boards (AREA)

Description

本発明は、絶縁層にて絶縁された複数の層に配線パターンが形成された多層配線基板、及びこの多層配線基板の接続構造に関する。   The present invention relates to a multilayer wiring board in which wiring patterns are formed in a plurality of layers insulated by an insulating layer, and a connection structure of the multilayer wiring board.

多層プリント基板において、基板の部品実装面の周囲に形成したグランドパターンと、基板の裏面に全面に亘り形成したグランドとを、基板の端面に凹設したスルーホールを介して導通する技術が知られている(例えば、特許文献1参照)。この構成では、基板端面とスルーホールとの間にリアクタンスが発生しないので、部品実装面のグランドパターンのアースが安定するとされている。
特開平7−254784号公報
In a multilayer printed circuit board, a technology is known in which a ground pattern formed around the component mounting surface of a substrate and a ground formed over the entire back surface of the substrate are conducted through a through hole recessed in the end surface of the substrate. (For example, refer to Patent Document 1). In this configuration, since no reactance is generated between the end face of the substrate and the through hole, the ground of the ground pattern on the component mounting surface is stabilized.
JP 7-254784 A

しかしながら、上記の如き従来の技術では、スルーホールを介して各層を導通する構造であるため、隣り合うスルーホール間には導通がない。このため、この技術では、スルーホール間から基板外部へのノイズを抑えるために最下層の全面をグランドとする対策が必要であった。このように、異なる導電層の導通構造には、配置、数、寸法などに制約があり、改善の余地がある。   However, the conventional technology as described above has a structure in which each layer is conducted through a through hole, and therefore there is no conduction between adjacent through holes. For this reason, in this technique, in order to suppress noise from between the through-holes to the outside of the substrate, it is necessary to take a measure for setting the entire surface of the lowermost layer to the ground. As described above, the conductive structures of different conductive layers have limitations in arrangement, number, dimensions, and the like, and there is room for improvement.

本発明は、上記事実を考慮して、異なる導電層間を制約の少ない層間導通部にて導通することができる多層配線基板を得ることが目的である。また、本発明は、上記多層配線基板に適した多層配線基板の接続構造を得ることが目的である。   In view of the above fact, an object of the present invention is to obtain a multilayer wiring board capable of conducting different conductive layers at an interlayer conductive portion with few restrictions. Another object of the present invention is to obtain a multilayer wiring board connection structure suitable for the multilayer wiring board.

上記目的を達成するために請求項1記載の発明に係る多層配線基板は、少なくとも2つの導電層間に絶縁層が積層された多層配線基板であって、板周縁及び積層方向に沿う端面に形成され、積層方向の最も外側に配置された2つの前記導電層の周縁部に形成されたグランドパターン同士を導通する層間導通部と、積層方向の最も外側に配置された導電層にて信号用コンタクトが形成されて構成され、相手方コネクタに接続されるコネクタ部と、を有し、前記コネクタ部が相手方コネクタに接続された状態で、該コネクタ部の端面に形成された前記層間導通部が前記相手方コネクタに設けられたグランド導通部に導通状態で接触するA multilayer wiring board according to the first aspect of the present invention in order to achieve the above object, a multilayer wiring substrate in which an insulating layer is laminated on at least two conductive layers, formed on the end surface along the base plate periphery and the stacking direction And an interlayer conductive portion for conducting the ground patterns formed at the peripheral portions of the two conductive layers arranged on the outermost side in the laminating direction, and a signal contact in the conductive layer arranged on the outermost side in the laminating direction. A connector portion connected to a mating connector, and the interlayer conductive portion formed on the end surface of the connector portion is connected to the mating connector. It contacts the ground conduction part provided in the connector in a conductive state .

請求項1記載の多層配線基板では、基板周縁及び積層(板厚方向)方向に共に沿う端面に形成された層間導通部が、複数の導電層(に形成された配線パターン)の少なくとも一部を導通している。層間導通部を基板端面に形成したため、層間導通部の配置や寸法(基板周方向に沿う長さ等)に制約がなく、各層間を効果的に導通して所要の性能を得るようにすることができる。しかも、基板端面に形成された層間導通部は、多層配線基板の実装面積を全く損なうことがない。   In the multilayer wiring board according to claim 1, the interlayer conductive portion formed on both the peripheral edge of the substrate and the end face along the lamination (plate thickness direction) direction includes at least a part of the plurality of conductive layers (wiring patterns formed therein). Conducted. Since the interlayer conductive part is formed on the end face of the substrate, there is no restriction on the arrangement and dimensions of the interlayer conductive part (the length along the circumferential direction of the substrate, etc.), and each layer is effectively conducted to obtain the required performance. Can do. Moreover, the interlayer conductive portion formed on the substrate end face does not impair the mounting area of the multilayer wiring board at all.

このように、請求項1記載の多層配線基板では、異なる導電層間を制約の少ない層間導通部にて導通することができる。なお、層間導通部は、例えば、金属めっき等によって容易に形成することができる。   As described above, in the multilayer wiring board according to the first aspect, different conductive layers can be conducted at an interlayer conduction portion with few restrictions. The interlayer conductive portion can be easily formed by, for example, metal plating.

また、本多層配線基板では、基板表裏(各最外層)に形成されたグランドパターン同士が基板端面の層間導通部にて導通されている。それぞれ基板の周縁部に沿って形成された表裏のグランドパターンを基板周方向に長さの制限がない層間導通部が導通するため、換言すれば、表裏のグランドパターンを所要の長さに亘り連続的に導通させることができるため、例えば基板が発生するノイズを効果的に抑えることが可能になる。
さらに、本多層配線基板では、コネクタ部を相手方コネクタに接続すると、該コネクタ部の端面に形成された層間導通部が相手方コネクタに設けられているグランド導通部に接触する。これにより、例えば、多層配線基板の単独では機器本体とのアース接続が困難である場合でも、機器側の相手方コネクタを介してプリント基板のグランドパターンをアースに接続することができる。
Further, in this multilayer wiring board, the ground patterns formed on the front and back surfaces (each outermost layer) are electrically connected to each other at the interlayer conductive portion on the end face of the substrate. Since the inter-layer conductive portion with no length limitation in the circumferential direction of the substrate is conducted through the front and back ground patterns formed along the peripheral edge of the substrate, in other words, the front and back ground patterns are continuously provided over the required length. Therefore, for example, noise generated by the substrate can be effectively suppressed.
Furthermore, in this multilayer wiring board, when the connector portion is connected to the mating connector, the interlayer conducting portion formed on the end face of the connector portion contacts the ground conducting portion provided in the mating connector. Thereby, for example, even when it is difficult to connect the ground to the device main body by using a single multilayer wiring board, the ground pattern of the printed circuit board can be connected to the ground via the counterpart connector on the device side.

請求項記載の発明に係る多層配線基板は、請求項記載の多層配線基板において、前記層間導通部は、前記基板端面の全周に亘って無端状に形成されている。 A multilayer wiring board according to a second aspect of the present invention is the multilayer wiring board according to the first aspect, wherein the interlayer conductive portion is formed endlessly over the entire circumference of the substrate end face.

請求項記載の多層配線基板では、無端状とされた層間導通部が基板端面を全周に亘り連続的に囲むように形成されており、周方向に切れ目のない無端状のグランドパターンを構成する。これにより、例えば基板からのノイズ発生が効果的に抑制される。 The multilayer wiring board according to claim 2 , wherein the endless interlayer conductive portion is formed so as to continuously surround the end surface of the substrate over the entire circumference, and constitutes an endless ground pattern which is continuous in the circumferential direction. To do. Thereby, for example, noise generation from the substrate is effectively suppressed.

請求項記載の発明に係る多層配線基板の接続構造は、少なくとも2つの導電層間に絶縁層が積層されると共に前記導電層間を導通する層間導通部を有する多層配線基板のコネクタ部と、相手方コネクタとを接続する多層配線基板の接続構造であって、前記層間導通部は、前記多層配線基板の周縁及び積層方向に沿う端面に形成され、積層方向の最も外側に配置された2つの前記導電層の周縁部に形成されたグランドパターン同士を導通しており、前記コネクタ部は、前記多層配線基板における積層方向の最も外側に配置された導電層にて信号用コンタクトが形成されて構成されており、前記相手方コネクタは、該相手方コネクタへの前記コネクタ部の接続状態で該コネクタ部における前記差込方向を向く前記層間導通部が接触するグランド導通部を備える。 According to a third aspect of the present invention, there is provided a connection structure for a multilayer wiring board, comprising: a connector portion of a multilayer wiring board having an insulating layer between at least two conductive layers; The interlayer conductive portion is formed on the peripheral surface of the multilayer wiring substrate and the end surface along the stacking direction, and the two conductive layers arranged on the outermost side in the stacking direction The ground pattern formed on the peripheral edge of each other is electrically connected to each other, and the connector part is configured by forming a signal contact in a conductive layer arranged on the outermost side in the stacking direction of the multilayer wiring board. the mating connector, ground the interlayer conductive portion in the connected state of the connector portion to the mating connector toward the insertion direction of the connector portion is in contact Provided with a through part.

請求項記載の多層配線基板の接続構造では、プリント基板のコネクタ部を相手方コネクタに接続すると、該コネクタ部の端面に形成された層間導通部が相手方コネクタに設けられているグランド導通部に接触する。これにより、例えば、プリント基板単独で機器本体とのアース接続が困難である場合でも、機器側の相手方コネクタを介してプリント基板のグランドパターンをアースに接続することができる。 In the connection structure of the multilayer wiring board according to claim 3 , when the connector part of the printed board is connected to the mating connector, the interlayer conduction part formed on the end face of the connector part contacts the ground conduction part provided in the mating connector. To do. Thereby, for example, even when it is difficult to ground the printed circuit board alone with the device main body, the ground pattern of the printed circuit board can be connected to the ground via the counterpart connector on the device side.

請求項記載の発明に係る多層配線基板の接続構造は、請求項記載の多層配線基板の接続構造において、前記グランド導通部は、弾性力によって前記層間導通部に圧接する金属製の板ばねを含む。 A multilayer wiring board connection structure according to a fourth aspect of the present invention is the multilayer wiring board connection structure according to the third aspect , wherein the ground conductive portion is a metal leaf spring that is pressed against the interlayer conductive portion by an elastic force. including.

請求項記載の多層配線基板の接続構造では、コネクタ部の相手方コネクタへの接続に伴って、コネクタ部の端面に形成された層間導通部がグランド導通部の板ばねを押圧して弾性的に変形させる。これにより、板ばねが層間導通部に圧接され、これらが確実に導通する。 In the connection structure of the multilayer wiring board according to claim 4, the interlayer conductive portion formed on the end surface of the connector portion presses the leaf spring of the ground conductive portion elastically as the connector portion is connected to the mating connector. Deform. Thereby, a leaf | plate spring is press-contacted to an interlayer conduction | electrical_connection part, and these carry out reliably.

以上説明したように本発明に係る多層配線基板は、異なる導電層間を制約の少ない層間導通部にて導通することができるという優れた効果を有する。また、本発明に係る多層配線基板の接続構造は、上記多層配線基板に適した接続方法を提供するという優れた効果を有する。   As described above, the multilayer wiring board according to the present invention has an excellent effect that different conductive layers can be electrically connected by an interlayer conductive portion with few restrictions. The multilayer wiring board connection structure according to the present invention has an excellent effect of providing a connection method suitable for the multilayer wiring board.

参考例に係る多層配線基板としての多層プリント配線基板10について図1に基づいて説明する。図1(A)には、多層プリント配線基板10における部品実装面12が正面図にて示されており、図1(B)には、多層プリント配線基板10が側面図にて示されている。また、図1(C)には、多層プリント配線基板10が一部拡大した側断面図にて示されている。 A multilayer printed wiring board 10 as a multilayer wiring board according to a reference example will be described with reference to FIG. FIG. 1A shows a component mounting surface 12 of the multilayer printed wiring board 10 in a front view, and FIG. 1B shows the multilayer printed wiring board 10 in a side view. . FIG. 1C shows a partially enlarged side sectional view of the multilayer printed wiring board 10.

図1(C)に示される如く、多層プリント配線基板10は、基板本体14の部品実装面12側に第1導電層16が積層されると共に、基板本体14の部品実装面とは反対の裏面18側に第2導電層20が積層されて構成されている。基板本体14は、絶縁基板単体、又は絶縁基板に図示しない中間導電層及び絶縁層をさらに積層した構造とされ、本発明における絶縁層を含む。中間導電層についての説明は省略する。また、この参考例では、第1導電層16、第2導電層20は、それぞれ金属導体である銅にて構成されている。 As shown in FIG. 1C, the multilayer printed wiring board 10 has a first conductive layer 16 laminated on the component mounting surface 12 side of the substrate body 14 and a back surface opposite to the component mounting surface of the substrate body 14. The second conductive layer 20 is laminated on the 18 side. The substrate body 14 has a structure in which an insulating substrate alone or an intermediate conductive layer and an insulating layer (not shown) are further stacked on the insulating substrate, and includes the insulating layer in the present invention. A description of the intermediate conductive layer is omitted. In this reference example , the first conductive layer 16 and the second conductive layer 20 are each made of copper which is a metal conductor.

図1(A)に示される如く、部品実装面12側では、矩形状に形成された多層プリント配線基板10の周縁部に沿って、第1導電層16にグランドパターン22が設けられている。枠状に形成されたグランドパターン22は、第1導電層16が形成する部品実装面12の図示しない配線パターンを囲んでいる。この参考例では、グランドパターン22は、コネクタ部品24の取付部位において切り欠かれている。 As shown in FIG. 1A, on the component mounting surface 12 side, a ground pattern 22 is provided on the first conductive layer 16 along the peripheral edge of the multilayer printed wiring board 10 formed in a rectangular shape. The ground pattern 22 formed in a frame shape surrounds a wiring pattern (not shown) of the component mounting surface 12 formed by the first conductive layer 16. In this reference example , the ground pattern 22 is notched at the attachment site of the connector component 24.

一方、図1(C)に示される如く、多層プリント配線基板10の裏面18では、第2導電層20にグランドパターン26が設けられている。図示は省略するが、グランドパターン26は、裏面18の周縁に沿ってグランドパターン22に対応した形状に形成されている。グランドパターン26は、コネクタ部品24の取付部位で切り欠かれることなく無端状に形成されても良い。   On the other hand, as shown in FIG. 1C, a ground pattern 26 is provided on the second conductive layer 20 on the back surface 18 of the multilayer printed wiring board 10. Although not shown, the ground pattern 26 is formed in a shape corresponding to the ground pattern 22 along the periphery of the back surface 18. The ground pattern 26 may be formed in an endless shape without being cut out at the attachment part of the connector component 24.

矩形状の多層プリント配線基板10の四隅には、それぞれビス貫通孔28が板厚方向に貫通して設けられており、適用機器への取付用とされている。表裏のグランドパターン22、26は、それぞれ各ビス貫通孔28を囲んでおり、機器への固定用のビス(ねじ)を介して機器側のアースに導通される構成である。   Screw through holes 28 are respectively provided in the four corners of the rectangular multilayer printed wiring board 10 so as to penetrate in the plate thickness direction, and are used for attachment to an applicable device. The ground patterns 22 and 26 on the front and back sides respectively surround the screw through holes 28 and are configured to be electrically connected to the ground on the device side through screws (screws) for fixing to the device.

そして、図1(B)及び図1(C)に示される如く、多層プリント配線基板10の端面10A、すなわち基板本体14に第1及び第2導電層16、20が積層された積層基板の端面10Aには、層間導通部30が形成されている。層間導通部30は、導電性金属めっきによって形成されており、図1(C)に示される如く、グランドパターン22、26と接合されて該グランドパターン22、26間を導通している。この参考例では、層間導通部30は、多層プリント配線基板10の全周に亘り端面10Aを覆って無端状に形成されている。したがって、多層プリント配線基板10では、グランドパターン22、26間が全長に亘って導通されると共に、層間導通部30によってコネクタ部品24の取付部位で切り欠かれることのない(図1(B)参照)無端状のグランドパターンが形成されている。 1B and 1C, the end face 10A of the multilayer printed wiring board 10, that is, the end face of the multilayer substrate in which the first and second conductive layers 16 and 20 are laminated on the substrate main body 14. In 10A, an interlayer conductive portion 30 is formed. The interlayer conductive portion 30 is formed by conductive metal plating, and is joined to the ground patterns 22 and 26 to conduct between the ground patterns 22 and 26 as shown in FIG. In this reference example , the interlayer conductive portion 30 is formed in an endless manner so as to cover the end face 10 </ b> A over the entire circumference of the multilayer printed wiring board 10. Therefore, in the multilayer printed wiring board 10, the ground patterns 22 and 26 are electrically connected over the entire length, and are not cut off at the attachment site of the connector component 24 by the interlayer conductive portion 30 (see FIG. 1B). ) An endless ground pattern is formed.

次に、本参考例の作用を説明する。 Next, the operation of this reference example will be described.

上記構成の多層プリント配線基板10では、グランドパターン22、26を導通する層間導通部30が、その周方向及び厚み方向に沿う端面10Aに形成されているため、スルーホール(ビヤホール)によって表裏のグランドパターンを導通する構成のように、層間導通部30の配置や寸法(周方向の長さ)に制約を受けることがない。このため、この参考例のように、多層プリント配線基板10の端面10Aを全周に亘り層間導通部30にて覆う構成が実現された。 In the multilayer printed wiring board 10 having the above configuration, the interlayer conductive portion 30 that conducts the ground patterns 22 and 26 is formed on the end surface 10A along the circumferential direction and the thickness direction. Unlike the configuration for conducting the pattern, there is no restriction on the arrangement and dimensions (the length in the circumferential direction) of the interlayer conductive portion 30. For this reason, the structure which covers the end surface 10A of the multilayer printed wiring board 10 with the interlayer conduction | electrical_connection part 30 over the perimeter was realized like this reference example .

このように全周に亘って形成された層間導通部30は、無端状のグランドパターンを形成するので、従来のスルーホール間の如きノイズ発生部位がなくなり、多層プリント配線基板10からのノイズ発生を防止又は効果的に抑制することができる。しかも、端面10Aに形成された層間導通部30は、多層プリント配線基板10の実装面積を全く損なうことがない。   Since the interlayer conductive portion 30 formed over the entire circumference forms an endless ground pattern, there is no noise generation site between conventional through holes, and noise generation from the multilayer printed wiring board 10 is eliminated. It can be prevented or effectively suppressed. Moreover, the interlayer conductive portion 30 formed on the end face 10A does not impair the mounting area of the multilayer printed wiring board 10 at all.

このように、参考例に係る多層プリント配線基板10では、異なる導電層16、20のグランドパターン22、26間を、制約の少ない層間導通部30にて導通することができる。 As described above, in the multilayer printed wiring board 10 according to the reference example , the ground patterns 22 and 26 of the different conductive layers 16 and 20 can be conducted by the interlayer conductive portion 30 with few restrictions.

(実施形態)
次に、本発明の実施形態に係る多層プリント配線基板40について、図2乃至図4に基づいて説明する。なお、上記参考例と基本的に同一の部品・部分については、上記参考例と同一の符号を付して説明を省略する。
(Implementation form)
Next, a multilayer printed wiring board 40 according to the implementation embodiments of the present invention will be described with reference to FIGS. It should be noted that the above reference example are basically the same components and parts, and the description thereof is omitted denoted by the same reference numerals as in Reference Example.

図2には、本発明の実施形態に係る多層プリント配線基板40が斜視図にて示されている。この図に示される如く、多層プリント配線基板40は、コネクタ部品24に代えてコネクタ部42を備える点で多層プリント配線基板40とは異なる。コネクタ部42は、多層プリント配線基板40の一辺中央部から延設されて延設部分に、第1導電層16及び第2導電層20にそれぞれ複数の信号用コンタクト(端子)44が形成されて構成されている(裏面18側の信号用コンタクト44については図4参照)。 Figure 2 is a multi-layer printed wiring board 40 according to the implementation embodiments of the present invention in a perspective view. As shown in this figure, the multilayer printed wiring board 40 is different from the multilayer printed wiring board 40 in that a connector portion 42 is provided instead of the connector component 24. The connector portion 42 extends from the central portion of one side of the multilayer printed wiring board 40, and a plurality of signal contacts (terminals) 44 are formed on the first conductive layer 16 and the second conductive layer 20, respectively. (Refer to FIG. 4 for the signal contact 44 on the back surface 18 side).

また、多層プリント配線基板40では、コネクタ部42の先端部(矢印A側端部)を除いてグランドパターン22、26が形成されると共に、コネクタ部42を含む全周に亘って層間導通部30が形成されている。層間導通部30におけるコネクタ部42の後述するコネクタ48への差込方向(矢印A方向)の先端面を覆う部分を、ドーター側アース接続部30Aということとする。さらに、多層プリント配線基板40では、ビス貫通孔28が設けられていない。多層プリント配線基板40の他の構成は、多層プリント配線基板10の対応する構成と同じである。   In the multilayer printed wiring board 40, the ground patterns 22 and 26 are formed except for the tip end portion (arrow A side end portion) of the connector portion 42, and the interlayer conductive portion 30 extends over the entire circumference including the connector portion 42. Is formed. A portion of the interlayer conductive portion 30 that covers the distal end surface of the connector portion 42 in the insertion direction (arrow A direction) into the connector 48 described later is referred to as a daughter-side ground connection portion 30A. Further, the multilayer printed wiring board 40 is not provided with the screw through holes 28. Other configurations of the multilayer printed wiring board 40 are the same as the corresponding configurations of the multilayer printed wiring board 10.

以上説明した多層プリント配線基板40は、所謂ドーターボードとされており、図3に示される如く、そのコネクタ部42がマザーボード46を構成する相手方コネクタとしてのコネクタ48(雌型コネクタ)に、矢印A方向に沿って差し込まれて(嵌合して)、電気的及び機械的に接続されるようになっている。図4に示される如く、マザーボード46のコネクタ48は、多層プリント配線基板40の対応する信号用コンタクト44に接触する信号用コンタクト50を備えている。   The multilayer printed wiring board 40 described above is a so-called daughter board. As shown in FIG. 3, the connector portion 42 is connected to a connector 48 (female connector) as a mating connector constituting the mother board 46. It is inserted (fitted) along the direction to be electrically and mechanically connected. As shown in FIG. 4, the connector 48 of the mother board 46 includes signal contacts 50 that contact the corresponding signal contacts 44 of the multilayer printed wiring board 40.

また、コネクタ48内には、該コネクタ48に差し込まれて固定された多層プリント配線基板40(コネクタ部42)のドーター側アース接続部30A(層間導通部30)が接触するためのグランド導通部としてのマザー側アース接続部52を備えている。マザー側アース接続部52は、コネクタ48(ハウジング)内でドーター側アース接続部30Aに対向するように支持された板ばねとしての導電性の接触用ばね52Aと、接触用ばね52Aとマザーボード46の図示しないグランドパターンを導通するアース導通部52Bとで構成されている。マザーボード46の図示しないグランドパターンは、適用機器のアース線に導通されている(図示省略)。   Further, in the connector 48, as a ground conduction part for contact with the daughter-side ground connection part 30A (interlayer conduction part 30) of the multilayer printed wiring board 40 (connector part 42) inserted and fixed in the connector 48. The mother-side ground connection portion 52 is provided. The mother-side ground connection portion 52 includes a conductive contact spring 52A as a leaf spring supported so as to face the daughter-side ground connection portion 30A in the connector 48 (housing), and the contact spring 52A and the mother board 46. It is comprised with the earth | ground conduction | electrical_connection part 52B which conducts the ground pattern which is not shown in figure. A ground pattern (not shown) of the mother board 46 is electrically connected to the ground wire of the applicable device (not shown).

そして、ドーターボードである多層プリント配線基板40のコネクタ部42をマザーボード46のコネクタ48に差し込むと、各信号用コンタクト44が信号用コンタクト50と導通状態で接触すると共に、ドーター側アース接続部30Aが接触用ばね52Aと導通状態で接触するようになっている。この状態で接触用ばね52Aは、変形して弾性力によってドーター側アース接続部30Aに圧接する構成である。これにより、多層プリント配線基板40は、マザーボード46を介して適用機器のアースに導通される。   When the connector portion 42 of the multilayer printed wiring board 40, which is a daughter board, is inserted into the connector 48 of the mother board 46, each signal contact 44 contacts the signal contact 50 in a conductive state, and the daughter-side ground connection portion 30A The contact spring 52A is brought into contact with the contact spring 52A. In this state, the contact spring 52A is configured to be deformed and pressed into contact with the daughter-side ground connection portion 30A by an elastic force. Thereby, the multilayer printed wiring board 40 is electrically connected to the ground of the application device via the mother board 46.

次に、本実施形態の作用における参考例とは異なる部分を説明する。 Next, a different part from the reference example in the effect | action of this embodiment is demonstrated.

上記構成の多層プリント配線基板40は、そのコネクタ部42がマザーボード46のコネクタ48に差し込まれて該マザーボード46に接続される。この接続に伴って、多層プリント配線基板40のドーター側アース接続部30Aは、マザー側アース接続部52の接触用ばね52Aに圧接し、該マザー側アース接続部52及びマザーボード46のグランドパターンを介して適用機器のアースに導通される。   The multilayer printed wiring board 40 having the above configuration is connected to the mother board 46 by inserting the connector portion 42 into the connector 48 of the mother board 46. Along with this connection, the daughter-side ground connection portion 30A of the multilayer printed wiring board 40 comes into pressure contact with the contact spring 52A of the mother-side ground connection portion 52, and the mother-side ground connection portion 52 and the ground pattern of the mother board 46 are interposed therebetween. Is connected to the ground of the applicable equipment.

これにより、多層プリント配線基板10のようにビスを介して適用機器のアースに導通することができない多層プリント配線基板40において、そのグランドパターン22、26を適用機器のアースに導通させることができる。また、アースの接触面積を大きく採ることができ、グランドパターン22、26を安定させることが可能である。さらに、マザーボード46が多層プリント配線基板である場合、該マザーボード46にも本発明を適用して全周に亘りマザーボード46の端面を覆って表裏のグランドパターンを導通する層間導通部を設けることで、装置全体としてノイズを低減することができる。なお、説明は省略するが、多層プリント配線基板40では、多層プリント配線基板10と全く同様の効果を得ることができる。   Thereby, in the multilayer printed wiring board 40 which cannot be electrically connected to the ground of the application device via the screw as in the multilayer printed wiring board 10, the ground patterns 22 and 26 can be electrically connected to the ground of the application device. In addition, the contact area of the ground can be increased, and the ground patterns 22 and 26 can be stabilized. Further, when the mother board 46 is a multilayer printed wiring board, by applying the present invention to the mother board 46 as well, by providing an interlayer conductive portion that covers the end face of the mother board 46 over the entire circumference and conducts the front and back ground patterns. Noise can be reduced as a whole apparatus. Although explanation is omitted, the multilayer printed wiring board 40 can obtain the same effect as the multilayer printed wiring board 10.

なお、上記参考例及び実施形態では、多層プリント配線基板10、40が無端状の層間導通部30を有する好ましい例を示したが、本発明はこれに限定されず、例えば、層間導通部30の周方向の一部に不連続部を設定しても良い。 In the above reference example and embodiment, the multilayer printed wiring boards 10 and 40 have shown preferable examples having the endless interlayer conductive portion 30, but the present invention is not limited to this, for example, the interlayer conductive portion 30 A discontinuous portion may be set in a part of the circumferential direction.

また、上記参考例及び実施形態では、層間導通部30が積層方向最外層のグランドパターン22、26間を導通する例を示したが、本発明はこれに限定されず、例えば、層間導通部30が中間導電層と最外導電層とを連通するようにしても良く、異なる中間導電層間を導通するようにしても良く、3層以上のパターンを導通するようにしても良い。また、これらの導電層は、グランドパターン22、26には限られず、例えば、電源パターンや信号パターンであっても良い。 In the reference example and the embodiment, the example in which the interlayer conductive portion 30 conducts between the ground patterns 22 and 26 in the outermost layer in the stacking direction has been described. However, the present invention is not limited to this example. However, the intermediate conductive layer and the outermost conductive layer may be communicated, different intermediate conductive layers may be conducted, or patterns of three or more layers may be conducted. These conductive layers are not limited to the ground patterns 22 and 26, and may be, for example, a power supply pattern or a signal pattern.

さらに、上記参考例及び実施形態では、層間導通部30が銅メッキに構成された例を示したが、本発明はこれに限定されず、例えば、金属蒸着等によって層間導通部30を形成しても良い。 Furthermore, in the above reference examples and embodiments, the example in which the interlayer conductive portion 30 is configured by copper plating is shown. However, the present invention is not limited to this, and for example, the interlayer conductive portion 30 is formed by metal deposition or the like. Also good.

参考例に係る多層プリント配線基板を示す図であって、(A)は正面図、(B)は側面図、(C)は一部拡大した側断面図である。 It is a figure which shows the multilayer printed wiring board which concerns on a reference example , Comprising: (A) is a front view, (B) is a side view, (C) is a partially expanded sectional side view. 本発明の実施形態に係る多層プリント配線基板の斜視図である。It is a perspective view of a multilayer printed circuit board according to the implementation embodiments of the present invention. 本発明の実施形態に係る多層プリント配線基板とマザーボードとを示す概略側面図である。It is a schematic side view showing the multilayer printed wiring board and the motherboard according to the implementation embodiments of the present invention. 本発明の実施形態に係る多層プリント配線基板が接続されるコネクタの構造を示す側断面図である。Is a side sectional view showing a structure of a connector multilayer printed wiring board is connected according to the implementation embodiments of the present invention.

符号の説明Explanation of symbols

10 多層プリント配線基板(多層配線基板)
10A 端面(基板周縁及び積層方向に沿う端面)
14 基板本体(絶縁層)
16 第1導電層(導電層)
20 第2導電層(導電層)
22 グランドパターン
26 グランドパターン
30 層間導通部
30A ドーター側アース接続部(コネクタ接続方向を向く前記層間導通部)
40 多層プリント配線基板(多層配線基板)
42 コネクタ部
48 コネクタ(相手方コネクタ)
52 マザー側アース接続部(グランド導通部)
52A 接触用ばね(板ばね)
10 Multilayer printed circuit board (Multilayer circuit board)
10A end face (end face along substrate periphery and stacking direction)
14 Substrate body (insulating layer)
16 First conductive layer (conductive layer)
20 Second conductive layer (conductive layer)
22 Ground pattern 26 Ground pattern 30 Interlayer conduction part 30A Daughter side ground connection part (the interlayer conduction part facing the connector connection direction)
40 Multilayer printed circuit board (Multilayer circuit board)
42 Connector part 48 Connector (mating connector)
52 Mother-side ground connection (ground conduction)
52A Contact spring (leaf spring)

Claims (4)

少なくとも2つの導電層間に絶縁層が積層された多層配線基板であって、
板周縁及び積層方向に沿う端面に形成され、積層方向の最も外側に配置された2つの前記導電層の周縁部に形成されたグランドパターン同士を導通する層間導通部と、
積層方向の最も外側に配置された導電層にて信号用コンタクトが形成されて構成され、相手方コネクタに接続されるコネクタ部と、
を有し、
前記コネクタ部が相手方コネクタに接続された状態で、該コネクタ部の端面に形成された前記層間導通部が前記相手方コネクタに設けられたグランド導通部に導通状態で接触する多層配線基板。
A multilayer wiring board in which an insulating layer is laminated between at least two conductive layers,
Formed on the end face along the base plate periphery and the stacking direction, and the interlayer conductive portion to conduct ground between patterns formed on the periphery of the most are located outside the two said conductive layers in the stacking direction,
A signal contact is formed in the conductive layer arranged on the outermost side in the stacking direction, and a connector portion connected to the mating connector;
Have
A multilayer wiring board in which the interlayer conductive portion formed on the end surface of the connector portion contacts the ground conductive portion provided in the counterpart connector in a conductive state in a state where the connector portion is connected to the counterpart connector .
前記層間導通部は、前記基板端面の全周に亘って無端状に形成されている請求項1記載の多層配線基板。 The multilayer wiring board according to claim 1 , wherein the interlayer conductive portion is formed endlessly over the entire circumference of the end face of the substrate. 少なくとも2つの導電層間に絶縁層が積層されると共に前記導電層間を導通する層間導通部を有する多層配線基板のコネクタ部と、相手方コネクタとを接続する多層配線基板の接続構造であって、A connection structure of a multilayer wiring board for connecting a connector part of a multilayer wiring board having an interlayer conducting part that conducts between the conductive layers while an insulating layer is laminated between at least two conductive layers, and a mating connector,
前記層間導通部は、前記多層配線基板の周縁及び積層方向に沿う端面に形成され、積層方向の最も外側に配置された2つの前記導電層の周縁部に形成されたグランドパターン同士を導通しており、The interlayer conductive portion is formed on the periphery of the multilayer wiring board and the end surface along the stacking direction, and conducts the ground patterns formed on the peripheral portions of the two conductive layers arranged on the outermost side in the stacking direction. And
前記コネクタ部は、前記多層配線基板における積層方向の最も外側に配置された導電層にて信号用コンタクトが形成されて構成されており、The connector part is configured by forming a signal contact in a conductive layer arranged on the outermost side in the stacking direction in the multilayer wiring board,
前記相手方コネクタは、該相手方コネクタへの前記コネクタ部の接続状態で該コネクタ部における前記差込方向を向く前記層間導通部が接触するグランド導通部を備える多層配線基板の接続構造。A connection structure of a multilayer wiring board, wherein the counterpart connector includes a ground conduction portion that contacts the interlayer conduction portion facing the insertion direction in the connector portion in a connected state of the connector portion to the counterpart connector.
前記グランド導通部は、弾性力によって前記層間導通部に圧接する金属製の板ばねを含む請求項3記載の多層配線基板の接続構造。The multi-layer wiring board connection structure according to claim 3, wherein the ground conductive portion includes a metal leaf spring that is pressed against the interlayer conductive portion by an elastic force.
JP2005040505A 2005-02-17 2005-02-17 Multilayer wiring board and connection structure of multilayer wiring board Expired - Fee Related JP4645222B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005040505A JP4645222B2 (en) 2005-02-17 2005-02-17 Multilayer wiring board and connection structure of multilayer wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005040505A JP4645222B2 (en) 2005-02-17 2005-02-17 Multilayer wiring board and connection structure of multilayer wiring board

Publications (2)

Publication Number Publication Date
JP2006228944A JP2006228944A (en) 2006-08-31
JP4645222B2 true JP4645222B2 (en) 2011-03-09

Family

ID=36990044

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005040505A Expired - Fee Related JP4645222B2 (en) 2005-02-17 2005-02-17 Multilayer wiring board and connection structure of multilayer wiring board

Country Status (1)

Country Link
JP (1) JP4645222B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5130711B2 (en) 2006-12-26 2013-01-30 セイコーエプソン株式会社 Electro-optical device and manufacturing method thereof
JP5107599B2 (en) * 2007-03-30 2012-12-26 株式会社バッファロー Connection structure between printed wiring board and edge connector and edge connector
CN214751346U (en) * 2020-07-29 2021-11-16 珠海艾派克微电子有限公司 Processing box

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07235776A (en) * 1994-02-24 1995-09-05 Ricoh Co Ltd Multilayer printed wiring substrate
JPH07263871A (en) * 1994-03-18 1995-10-13 Fujitsu Ltd Printed wiring board
JP2002329944A (en) * 2001-05-07 2002-11-15 Oki Electric Ind Co Ltd Electronic circuit board connection structure, electronic circuit board and connector
JP2003332753A (en) * 2002-05-10 2003-11-21 Nikon Corp Multilayer circuit board

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07235776A (en) * 1994-02-24 1995-09-05 Ricoh Co Ltd Multilayer printed wiring substrate
JPH07263871A (en) * 1994-03-18 1995-10-13 Fujitsu Ltd Printed wiring board
JP2002329944A (en) * 2001-05-07 2002-11-15 Oki Electric Ind Co Ltd Electronic circuit board connection structure, electronic circuit board and connector
JP2003332753A (en) * 2002-05-10 2003-11-21 Nikon Corp Multilayer circuit board

Also Published As

Publication number Publication date
JP2006228944A (en) 2006-08-31

Similar Documents

Publication Publication Date Title
US7238044B2 (en) Connection structure of printed wiring board
TWI257742B (en) Connecting structure of printed wiring board
US9788426B2 (en) Printed wiring board
JP4551776B2 (en) Double-sided FPC
JP4584144B2 (en) Circuit board device and wiring board connection method
JP4258432B2 (en) Substrate bonding member and three-dimensional connection structure using the same
JP2004335547A (en) Connection structure of multilayer printed wiring board
JP4932789B2 (en) Connector and terminal holder
JP2004335550A (en) Connection structure of multilayer printed wiring board
JP5600428B2 (en) Female connector block and connector
KR20100046770A (en) Printed circuit board having a electro device and manufacturing method thereof
JP2005244029A (en) Signal transport substrate and connection structure of signal transport substrate and connector
US7907418B2 (en) Circuit board including stubless signal paths and method of making same
JP4645222B2 (en) Multilayer wiring board and connection structure of multilayer wiring board
JP5066461B2 (en) Wiring structure and multilayer printed wiring board.
JP2002063952A (en) Compression connector
JP2002094203A (en) Flexible circuit board and connector therefor
JP2006260803A (en) Connector for flexible wiring board
WO2010103901A1 (en) Circuit board and electrical device provided with same
WO2018138753A1 (en) Electric device
JP3236984B2 (en) Connector with filter element
JP4472721B2 (en) Connector using contact module
JP2006040967A (en) Multilayer flexible printed board and pressure welding connection structure
JP2010258271A (en) Wiring board including soaking plate and method of manufacturing the same
JPH09232708A (en) Connection structure of printed circuit board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080122

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100423

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100511

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100706

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20101109

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20101122

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131217

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees