JP4599172B2 - フリーバッファプールを使用することによるメモリの管理 - Google Patents

フリーバッファプールを使用することによるメモリの管理 Download PDF

Info

Publication number
JP4599172B2
JP4599172B2 JP2004566587A JP2004566587A JP4599172B2 JP 4599172 B2 JP4599172 B2 JP 4599172B2 JP 2004566587 A JP2004566587 A JP 2004566587A JP 2004566587 A JP2004566587 A JP 2004566587A JP 4599172 B2 JP4599172 B2 JP 4599172B2
Authority
JP
Japan
Prior art keywords
buffer
pool
free list
index
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004566587A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006513493A5 (enExample
JP2006513493A (ja
Inventor
ショーン アダム クレイトン，
ショーン マクマスター，
トーマス ブイ． スペンサー，
Original Assignee
エミュレックス デザイン アンド マニュファクチュアリング コーポレーション
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by エミュレックス デザイン アンド マニュファクチュアリング コーポレーション filed Critical エミュレックス デザイン アンド マニュファクチュアリング コーポレーション
Publication of JP2006513493A publication Critical patent/JP2006513493A/ja
Publication of JP2006513493A5 publication Critical patent/JP2006513493A5/ja
Application granted granted Critical
Publication of JP4599172B2 publication Critical patent/JP4599172B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5011—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
    • G06F9/5016—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals the resource being the memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Transfer Systems (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
JP2004566587A 2003-01-09 2003-12-19 フリーバッファプールを使用することによるメモリの管理 Expired - Fee Related JP4599172B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/340,078 US6931497B2 (en) 2003-01-09 2003-01-09 Shared memory management utilizing a free list of buffer indices
PCT/US2003/040967 WO2004063850A2 (en) 2003-01-09 2003-12-19 Managing memory by using a free buffer pool

Publications (3)

Publication Number Publication Date
JP2006513493A JP2006513493A (ja) 2006-04-20
JP2006513493A5 JP2006513493A5 (enExample) 2010-09-09
JP4599172B2 true JP4599172B2 (ja) 2010-12-15

Family

ID=32711237

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004566587A Expired - Fee Related JP4599172B2 (ja) 2003-01-09 2003-12-19 フリーバッファプールを使用することによるメモリの管理

Country Status (5)

Country Link
US (1) US6931497B2 (enExample)
EP (1) EP1581872A4 (enExample)
JP (1) JP4599172B2 (enExample)
TW (1) TWI359358B (enExample)
WO (1) WO2004063850A2 (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7133977B2 (en) * 2003-06-13 2006-11-07 Microsoft Corporation Scalable rundown protection for object lifetime management
US7962707B2 (en) * 2005-07-06 2011-06-14 Honeywell International Inc. Apparatus and method for deterministic garbage collection of a heap memory
US7487271B2 (en) * 2005-09-22 2009-02-03 Motorola, Inc. Method and apparatus using buffer pools and arrays of buffer pointers for sharing memory in a multiprocessor system
US7827373B2 (en) * 2005-10-31 2010-11-02 Honeywell International Inc. System and method for managing a short-term heap memory
US20070150593A1 (en) * 2005-12-28 2007-06-28 Telefonaktiebolaget Lm Ericsson (Publ) Network processor and reference counting method for pipelined processing of packets
US7694041B2 (en) * 2006-05-19 2010-04-06 Arabella Software Ltd. Method for managing buffers pool and a system using the method
US8510743B2 (en) 2007-10-31 2013-08-13 Google Inc. Terminating computer applications
US7971007B2 (en) * 2008-07-08 2011-06-28 Silicon Motion, Inc. Downgrade memory apparatus, and method for accessing a downgrade memory
JP2012010182A (ja) * 2010-06-25 2012-01-12 Sony Corp 情報処理装置と情報処理方法
US8972995B2 (en) * 2010-08-06 2015-03-03 Sonics, Inc. Apparatus and methods to concurrently perform per-thread as well as per-tag memory access scheduling within a thread and across two or more threads
US8745291B2 (en) * 2011-10-04 2014-06-03 Qualcomm Incorporated Inter-processor communication apparatus and method
US8949491B1 (en) 2013-07-11 2015-02-03 Sandisk Technologies Inc. Buffer memory reservation techniques for use with a NAND flash memory
US10268410B2 (en) 2014-10-20 2019-04-23 Netapp, Inc. Efficient modification of storage system metadata
US9965196B2 (en) * 2014-10-20 2018-05-08 Netapp, Inc. Resource reservation for storage system metadata updates
CN105224258B (zh) * 2015-10-19 2018-05-22 深圳芯邦科技股份有限公司 一种数据缓冲区的复用方法与系统
US10169073B2 (en) 2015-12-20 2019-01-01 Intel Corporation Hardware accelerators and methods for stateful compression and decompression operations
US10310897B2 (en) * 2016-09-30 2019-06-04 Intel Corporation Hardware accelerators and methods for offload operations
US10235310B2 (en) 2016-11-29 2019-03-19 International Business Machines Corporation Deallocation of memory buffer in multiprocessor systems
US10210106B2 (en) * 2017-03-15 2019-02-19 International Business Machines Corporation Configurable hardware queue management
US10175912B1 (en) 2017-07-05 2019-01-08 Google Llc Hardware double buffering using a special purpose computational unit
US11397672B2 (en) * 2017-11-29 2022-07-26 Beijing Memblaze Technology Co., Ltd Deallocating command processing method and storage device having multiple CPUs thereof
KR101851948B1 (ko) * 2018-01-29 2018-04-25 (주)베스트케이에스 데이터 페이지의 버퍼 풀 관리 방법
JP7484633B2 (ja) * 2020-09-30 2024-05-16 株式会社デンソー 共用ストレージ管理装置及び共用ストレージ管理方法
US11907206B2 (en) 2021-07-19 2024-02-20 Charles Schwab & Co., Inc. Memory pooling in high-performance network messaging architecture

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5837887A (ja) * 1981-08-28 1983-03-05 Nippon Telegr & Teleph Corp <Ntt> 記憶空間管理方式
JPS60118937A (ja) * 1983-11-30 1985-06-26 Sharp Corp マルチ・タスク制御用デバイス
JPS61290548A (ja) * 1985-06-19 1986-12-20 Fujitsu Ltd 記憶装置の領域管理方式
JPH077380B2 (ja) * 1985-07-24 1995-01-30 株式会社日立製作所 バッファ管理方法
DE69130392T2 (de) * 1991-07-10 1999-06-02 International Business Machines Corp., Armonk, N.Y. Hochgeschwindigkeitspufferverwaltung
US5682553A (en) * 1995-04-14 1997-10-28 Mitsubishi Electric Information Technology Center America, Inc. Host computer and network interface using a two-dimensional per-application list of application level free buffers
EP0872798A1 (en) * 1997-03-21 1998-10-21 CANAL+ Société Anonyme Computer memory organization
US6618793B2 (en) * 2000-12-18 2003-09-09 Redback Networks, Inc. Free memory manager scheme and cache

Also Published As

Publication number Publication date
WO2004063850A3 (en) 2004-12-23
WO2004063850A2 (en) 2004-07-29
EP1581872A2 (en) 2005-10-05
US6931497B2 (en) 2005-08-16
TWI359358B (en) 2012-03-01
US20040139284A1 (en) 2004-07-15
EP1581872A4 (en) 2007-05-16
JP2006513493A (ja) 2006-04-20
TW200428210A (en) 2004-12-16

Similar Documents

Publication Publication Date Title
JP4599172B2 (ja) フリーバッファプールを使用することによるメモリの管理
US5386532A (en) Method and apparatus for transferring data between a memory and a plurality of peripheral units through a plurality of data channels
US5388237A (en) Method of and apparatus for interleaving multiple-channel DMA operations
JP4142141B2 (ja) コンピュータ・システム
US5740406A (en) Method and apparatus for providing fifo buffer input to an input/output device used in a computer system
US20230196502A1 (en) Dynamic kernel memory space allocation
US5638535A (en) Method and apparatus for providing flow control with lying for input/output operations in a computer system
US5727211A (en) System and method for fast context switching between tasks
US6081854A (en) System for providing fast transfers to input/output device by assuring commands from only one application program reside in FIFO
US5925099A (en) Method and apparatus for transporting messages between processors in a multiple processor system
US5944815A (en) Microprocessor configured to execute a prefetch instruction including an access count field defining an expected number of access
US9086920B2 (en) Device for managing data buffers in a memory space divided into a plurality of memory elements
US20090055627A1 (en) Efficient Pipeline Parallelism Using Frame Shared Memory
EP0590645A1 (en) Method and system for reducing memory allocation requests
JPH05224921A (ja) データ処理システム
US5696990A (en) Method and apparatus for providing improved flow control for input/output operations in a computer system having a FIFO circuit and an overflow storage area
US5805930A (en) System for FIFO informing the availability of stages to store commands which include data and virtual address sent directly from application programs
JPH076115A (ja) データ処理システムのソフトウェアユーザによるハードウェアデータ移動機能の制御方法、プロセッサ間の操作の同期化方法、及び複数の装置制御ブロックの付与方法
US5924126A (en) Method and apparatus for providing address translations for input/output operations in a computer system
US5893159A (en) Methods and apparatus for managing scratchpad memory in a multiprocessor data processing system
CN103003791A (zh) 分配共享堆栈的部分的系统和方法
US8291426B2 (en) Memory allocators corresponding to processor resources
JP2006513493A5 (enExample)
JP2001290706A (ja) Ｔｌｂキャッシュのためのプリフェッチ
KR20080017292A (ko) 내장 시스템들을 위한 저장 아키텍쳐

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061114

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100218

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100223

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100521

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100528

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100622

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100629

A524 Written submission of copy of amendment under article 19 pct

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20100720

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100902

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100927

R150 Certificate of patent or registration of utility model

Ref document number: 4599172

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131001

Year of fee payment: 3

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: R3D02

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: R3D04

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees