JP4405676B2 - マップ・デコーダのためのメモリ・アーキテクチャ - Google Patents

マップ・デコーダのためのメモリ・アーキテクチャ Download PDF

Info

Publication number
JP4405676B2
JP4405676B2 JP2000565607A JP2000565607A JP4405676B2 JP 4405676 B2 JP4405676 B2 JP 4405676B2 JP 2000565607 A JP2000565607 A JP 2000565607A JP 2000565607 A JP2000565607 A JP 2000565607A JP 4405676 B2 JP4405676 B2 JP 4405676B2
Authority
JP
Japan
Prior art keywords
decoding
window
state metric
ram
received
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2000565607A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002523914A (ja
JP2002523914A5 (zh
Inventor
ハルター、スティーブン・ジェイ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/259,665 external-priority patent/US6381728B1/en
Priority claimed from US09/283,013 external-priority patent/US6434203B1/en
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2002523914A publication Critical patent/JP2002523914A/ja
Publication of JP2002523914A5 publication Critical patent/JP2002523914A5/ja
Application granted granted Critical
Publication of JP4405676B2 publication Critical patent/JP4405676B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/3905—Maximum a posteriori probability [MAP] decoding or approximations thereof based on trellis or lattice decoding, e.g. forward-backward algorithm, log-MAP decoding, max-log-MAP decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2957—Turbo codes and decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/3972—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using sliding window techniques or parallel windows
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6566—Implementations concerning memory access contentions

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Navigation (AREA)
  • Detection And Correction Of Errors (AREA)
JP2000565607A 1998-08-14 1999-08-13 マップ・デコーダのためのメモリ・アーキテクチャ Expired - Lifetime JP4405676B2 (ja)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US9648998P 1998-08-14 1998-08-14
US60/096,489 1998-08-14
US09/259,665 US6381728B1 (en) 1998-08-14 1999-02-26 Partitioned interleaver memory for map decoder
US09/259,665 1999-02-26
US09/283,013 US6434203B1 (en) 1999-02-26 1999-03-31 Memory architecture for map decoder
US09/283,013 1999-03-31
PCT/US1999/018550 WO2000010254A1 (en) 1998-08-14 1999-08-13 Memory architecture for map decoder

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2009209398A Division JP5129216B2 (ja) 1998-08-14 2009-09-10 マップ・デコーダのためのメモリ・アーキテクチャ

Publications (3)

Publication Number Publication Date
JP2002523914A JP2002523914A (ja) 2002-07-30
JP2002523914A5 JP2002523914A5 (zh) 2006-10-05
JP4405676B2 true JP4405676B2 (ja) 2010-01-27

Family

ID=27378195

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2000565607A Expired - Lifetime JP4405676B2 (ja) 1998-08-14 1999-08-13 マップ・デコーダのためのメモリ・アーキテクチャ
JP2009209398A Expired - Lifetime JP5129216B2 (ja) 1998-08-14 2009-09-10 マップ・デコーダのためのメモリ・アーキテクチャ

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2009209398A Expired - Lifetime JP5129216B2 (ja) 1998-08-14 2009-09-10 マップ・デコーダのためのメモリ・アーキテクチャ

Country Status (12)

Country Link
EP (1) EP1118158B1 (zh)
JP (2) JP4405676B2 (zh)
CN (1) CN1211931C (zh)
AT (1) ATE476016T1 (zh)
AU (1) AU766116B2 (zh)
BR (1) BR9912990B1 (zh)
CA (1) CA2340366C (zh)
DE (1) DE69942634D1 (zh)
ES (1) ES2347309T3 (zh)
HK (1) HK1040842B (zh)
ID (1) ID28538A (zh)
WO (1) WO2000010254A1 (zh)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3450788B2 (ja) * 2000-03-06 2003-09-29 松下電器産業株式会社 復号化装置および復号化処理方法
DE10012873A1 (de) 2000-03-16 2001-09-27 Infineon Technologies Ag Optimierter Turbo-Decodierer
FI109162B (fi) * 2000-06-30 2002-05-31 Nokia Corp Menetelmä ja järjestely konvoluutiokoodatun koodisanan dekoodaamiseksi
US6662331B1 (en) * 2000-10-27 2003-12-09 Qualcomm Inc. Space-efficient turbo decoder
WO2003056707A1 (en) * 2001-12-28 2003-07-10 Koninklijke Philips Electronics N.V. Method for decoding data using windows of data
US7587004B2 (en) * 2002-09-18 2009-09-08 St-Ericsson Sa Method for decoding data using windows of data
US7702968B2 (en) * 2004-02-27 2010-04-20 Qualcomm Incorporated Efficient multi-symbol deinterleaver
CN102571107B (zh) * 2010-12-15 2014-09-17 展讯通信（上海）有限公司 LTE系统中高速并行Turbo码的解码系统及方法
US9128888B2 (en) * 2012-08-30 2015-09-08 Intel Deutschland Gmbh Method and apparatus for turbo decoder memory collision resolution
US10014026B1 (en) * 2017-06-20 2018-07-03 Seagate Technology Llc Head delay calibration and tracking in MSMR systems

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5862190A (en) * 1995-12-29 1999-01-19 Motorola, Inc. Method and apparatus for decoding an encoded signal

Also Published As

Publication number Publication date
AU766116B2 (en) 2003-10-09
CA2340366A1 (en) 2000-02-24
JP2002523914A (ja) 2002-07-30
ID28538A (id) 2001-05-31
WO2000010254A1 (en) 2000-02-24
ATE476016T1 (de) 2010-08-15
ES2347309T3 (es) 2010-10-27
HK1040842A1 (en) 2002-06-21
AU5563899A (en) 2000-03-06
EP1118158B1 (en) 2010-07-28
DE69942634D1 (de) 2010-09-09
EP1118158A1 (en) 2001-07-25
CN1211931C (zh) 2005-07-20
CA2340366C (en) 2008-08-05
CN1323462A (zh) 2001-11-21
BR9912990B1 (pt) 2012-10-02
JP2010016861A (ja) 2010-01-21
BR9912990A (pt) 2001-12-11
JP5129216B2 (ja) 2013-01-30
HK1040842B (zh) 2005-12-30

Similar Documents

Publication Publication Date Title
JP4298170B2 (ja) マップデコーダ用の区分されたデインターリーバメモリ
JP5129216B2 (ja) マップ・デコーダのためのメモリ・アーキテクチャ
CA2363410C (en) Highly parallel map decoder
US6434203B1 (en) Memory architecture for map decoder
JP4805883B2 (ja) 空間効率のよいターボデコーダ
JP4101653B2 (ja) インターリーバ・メモリ内の復調データのスケーリング
CA2366592A1 (en) A system and method employing a modular decoder for decoding turbo and turbo-like codes in a communications network
RU2236085C2 (ru) Архитектура памяти для декодера максимальной апостериорной вероятности
KR19990017546A (ko) 터보부호기의 복호기
MXPA01001656A (en) Partitioned deinterleaver memory for map decoder
MXPA01001657A (en) Memory architecture for map decoder
JP2001326577A (ja) 直接連接畳込み符号器、及び、直接連接畳込み符号化方法

Legal Events

Date Code Title Description
A524 Written submission of copy of amendment under article 19 pct

Free format text: JAPANESE INTERMEDIATE CODE: A524

Effective date: 20060802

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060802

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090310

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20090610

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20090617

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090910

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20091006

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20091105

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121113

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4405676

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121113

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131113

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term