JP4377725B2 - High frequency wiring board - Google Patents

High frequency wiring board Download PDF

Info

Publication number
JP4377725B2
JP4377725B2 JP2004083516A JP2004083516A JP4377725B2 JP 4377725 B2 JP4377725 B2 JP 4377725B2 JP 2004083516 A JP2004083516 A JP 2004083516A JP 2004083516 A JP2004083516 A JP 2004083516A JP 4377725 B2 JP4377725 B2 JP 4377725B2
Authority
JP
Japan
Prior art keywords
signal line
differential signal
line
frequency
conductor layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004083516A
Other languages
Japanese (ja)
Other versions
JP2005276859A (en
Inventor
正尚 株元
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2004083516A priority Critical patent/JP4377725B2/en
Publication of JP2005276859A publication Critical patent/JP2005276859A/en
Application granted granted Critical
Publication of JP4377725B2 publication Critical patent/JP4377725B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Structure Of Printed Boards (AREA)

Description

本発明は、GHz帯の高周波帯域で使用されるIC,LSI等の高周波回路部品または高周波回路装置と入出力部との間にインピーダンス整合等の目的で設けられる高周波用配線基板に関し、特に高周波信号の伝送特性を改善した差動信号線路構造を有する高周波用配線基板に関する。   The present invention relates to a high-frequency circuit board provided for the purpose of impedance matching or the like between a high-frequency circuit component such as an IC or LSI or a high-frequency circuit device used in a high-frequency band in the GHz band and an input / output unit. The present invention relates to a high-frequency wiring board having a differential signal line structure with improved transmission characteristics.

近年の通信技術の高周波化および大容量化に伴いIC,LSI,半導体レーザ(PD:Photo Diode)等の通信用デバイスがより高周波で動作するようになってきており、この通信用デバイスを搭載するパッケージやそれを実装する回路基板に形成される信号線路においても、より高周波の高周波信号を低損失で伝送させる必要がある。このため、通信用デバイスのパッケージ内の信号線路や回路基板の信号線路を、高周波用の伝送線路として作製しなければならない。また、MUX(Multiplexer:多重回路),DEMUX(Demultiplexer:多重分離回路),NPU(Network Processor Unit)等の通信用デバイスの入出力端子数の増加に伴い、パッケージおよび回路基板の信号線路数が飛躍的に増加している。そのため、信号線路を高密度に形成しなければならず、自ずと信号線路間の間隔も狭くなる。しかしながら、高周波信号を伝送する信号線路同士を近接して配置すると、信号線路間に発生する寄生成分、特に信号線路間の電気的容量(浮遊容量)や相互インダクタンスによりノイズが発生して、アイソレーションの劣化、クロストークの発生等によって伝送損失が増大するという問題があった。   With recent increases in communication technology with higher frequencies and larger capacities, communication devices such as ICs, LSIs, and semiconductor lasers (PDs: Photo Diodes) are operating at higher frequencies, and these communication devices are mounted. Also in a signal line formed on a package or a circuit board on which the package is mounted, it is necessary to transmit a higher frequency high frequency signal with low loss. For this reason, the signal line in the package of the communication device and the signal line of the circuit board must be manufactured as a transmission line for high frequency. As the number of input / output terminals of communication devices such as MUX (Multiplexer), DEMUX (Demultiplexer), and NPU (Network Processor Unit) increases, the number of signal lines on the package and circuit board jumps. Is increasing. Therefore, the signal lines must be formed with high density, and the interval between the signal lines is naturally narrowed. However, if signal lines that transmit high-frequency signals are placed close to each other, noise is generated due to parasitic components generated between the signal lines, particularly electrical capacitance (stray capacitance) between the signal lines and mutual inductance. There has been a problem that transmission loss increases due to deterioration of the transmission and occurrence of crosstalk.

そこで、特許文献1に示されるような、誘電体基板の上面に平行に2つの信号線路から成る差動信号線路が設けられている高周波用配線基板において、隣接する差動信号線路の間に、接地導体層または電源導体層に接続される貫通導体を信号伝送方向に沿って所定の間隔で形成することにより、隣接する差動信号線路間の電磁気的干渉によるノイズを小さくするものが提案されている。
特開2003−224408号公報
Therefore, as shown in Patent Document 1, in a high-frequency wiring board in which a differential signal line composed of two signal lines is provided in parallel to the upper surface of a dielectric substrate, between adjacent differential signal lines, It has been proposed to reduce noise caused by electromagnetic interference between adjacent differential signal lines by forming through conductors connected to the ground conductor layer or power supply conductor layer at predetermined intervals along the signal transmission direction. Yes.
JP 2003-224408 A

しかしながら、上記従来の高周波用配線基板では、信号伝送方向に沿って所定の間隔で形成された貫通導体とそれに隣接する信号線路との間で不要なキャパシタンス成分が発生し、貫通導体が存在する箇所において信号線路の特性インピーダンスが下がってしまい、差動信号線路の場合は対をなす各信号線路の特性インピーダンスの合計が差動信号線路としての特性インピーダンスとなるため、寄生容量による対をなす各信号線路の特性インピーダンスの微小な不整合が差動信号線路の特性インピーダンスとして大きな不整合を生じさせるという問題があった。   However, in the conventional high-frequency wiring board, an unnecessary capacitance component is generated between the through conductor formed at a predetermined interval along the signal transmission direction and the adjacent signal line, and the through conductor exists. In the case of a differential signal line, the total characteristic impedance of each signal line that forms a pair becomes the characteristic impedance of the differential signal line. There is a problem that a minute mismatch in the characteristic impedance of the line causes a large mismatch as a characteristic impedance of the differential signal line.

本発明は、上記問題点を解決するために完成されたものであり、その目的は、差動信号線路間の電気的干渉によるノイズを小さくし、かつ差動信号線路の特性インピーダンスを整合させ、高周波信号の反射損失および伝送損失を低減することである。   The present invention has been completed in order to solve the above problems, and its purpose is to reduce noise due to electrical interference between differential signal lines, and to match the characteristic impedance of the differential signal lines, It is to reduce reflection loss and transmission loss of high-frequency signals.

本発明の高周波用配線基板は、複数の誘電体層を積層してなる誘電体基板の上面または前記誘電体層の層間に互いに平行に形成された一対の信号線路から成る差動信号線路と、該差動信号線路の両側に所定間隔をもって形成された同一面接地導体層と、前記誘電体基板の下面の全面に形成された下面導体層と、前記同一面接地導体層および前記下面導体層を電気的に接続するとともに前記差動信号線路の両側に線路方向と平行に列を成して形成された複数の貫通導体とを具備しており、前記複数の貫通導体は、前記線路方向における配列間隔が前記差動信号線路で伝送される高周波信号の波長の4分の1以下であるとともに、前記差動信号線路の一方の側の前記貫通導体が、前記誘電体基板の上面内の前記線路方向に直交する方向において他方の側の前記貫通導体同士の間に位置していることを特徴とするものである。   The high-frequency wiring board of the present invention includes a differential signal line composed of a pair of signal lines formed in parallel with each other between the upper surface of a dielectric substrate formed by laminating a plurality of dielectric layers or between the dielectric layers; The same-surface ground conductor layer formed on both sides of the differential signal line with a predetermined interval; the lower-surface conductor layer formed on the entire lower surface of the dielectric substrate; the same-surface ground conductor layer and the lower-surface conductor layer; A plurality of through conductors that are electrically connected and formed in rows on both sides of the differential signal line in parallel with the line direction, and the plurality of through conductors are arranged in the line direction. The interval is equal to or less than a quarter of the wavelength of the high-frequency signal transmitted through the differential signal line, and the through conductor on one side of the differential signal line is connected to the line in the upper surface of the dielectric substrate. Other in the direction orthogonal to the direction Is characterized in that the located between the through conductors each other side.

また、本発明の高周波用配線基板は好ましくは、前記差動信号線路の一方の側の前記貫通導体が、前記誘電体基板の上面内の前記線路方向に直交する方向において他方の側の前記貫通導体同士の間の中間に位置していることを特徴とするものである。   In the high-frequency wiring board according to the present invention, preferably, the through conductor on one side of the differential signal line has the through hole on the other side in a direction orthogonal to the line direction in the upper surface of the dielectric substrate. It is located in the middle between conductors.

また、本発明の高周波配線基板は好ましくは、前記差動信号線路は、複数のものが平行に形成されていることを特徴とするものである。   The high-frequency wiring board of the present invention is preferably characterized in that a plurality of the differential signal lines are formed in parallel.

本発明の高周波用配線基板によれば、誘電体基板の上面または層間に互いに平行に形成された一対の信号線路から成る差動信号線路の両側に線路方向と平行に列を成して形成された複数の貫通導体を形成し、これらの貫通導体の配列間隔を差動信号線路で伝送される高周波信号の波長の4分の1以下としたことから、差動信号線路の両側に擬似的な導体壁が形成されたことになり、差動信号線路と隣接する他の信号線路との間に生じる電界のカップリングを抑制することができるため電磁気的干渉によるノイズを小さくすることができる。   The high-frequency wiring board of the present invention is formed in rows on both sides of a differential signal line composed of a pair of signal lines formed in parallel with each other on the upper surface or between layers of the dielectric substrate in parallel with the line direction. A plurality of through conductors are formed, and the arrangement interval of these through conductors is set to ¼ or less of the wavelength of the high-frequency signal transmitted through the differential signal line. Since the conductor wall is formed and the coupling of the electric field generated between the differential signal line and another adjacent signal line can be suppressed, noise due to electromagnetic interference can be reduced.

さらに、差動信号線路の一方の側の貫通導体が、誘電体基板の上面内の線路方向に直交する方向において他方の側の貫通導体同士の間に位置していることから、貫通導体と信号線路との間の不要なキャパシタンス成分による特性インピーダンスの低下箇所を差動信号線路を形成する対をなす信号線路間で異なる位置に配置することが出来るため、特性インピーダンスの低下箇所の重ね合わせを避けることができ、差動信号線路として大きな特性インピーダンスの低下を防ぐことができるものとなる。   Furthermore, since the through conductor on one side of the differential signal line is located between the through conductors on the other side in the direction perpendicular to the line direction in the upper surface of the dielectric substrate, the through conductor and the signal The location where the characteristic impedance is reduced due to the unnecessary capacitance component between the lines can be placed at different positions between the signal lines forming the differential signal line, thus avoiding overlapping of the locations where the characteristic impedance is reduced As a result, the characteristic signal impedance can be prevented from greatly decreasing as a differential signal line.

また、本発明の高周波用配線基板によれば、好ましくは差動信号線路の一方の側の貫通導体が、誘電体基板の上面内の線路方向に直交する方向において他方の側の貫通導体同士の間の中間に位置していることから、貫通導体と信号線路との間の不要なキャパシタンス成分による特性インピーダンスの低下箇所を、差動信号線路を形成する対をなす信号線路間で均一に分散配置することが出来るため、特性インピーダンスの低下箇所の重ね合わせを避けることができ、差動信号線路として大きな特性インピーダンスの低下を防ぐことができるとともに、差動信号線路の特性インピーダンスを均一に制御できるものとなる。   According to the high frequency wiring board of the present invention, preferably, the through conductor on one side of the differential signal line is formed between the through conductors on the other side in the direction orthogonal to the line direction in the upper surface of the dielectric substrate. Because it is located in the middle, the characteristic impedance drop due to the unnecessary capacitance component between the through conductor and the signal line is evenly distributed between the signal lines that make up the differential signal line. Since it is possible to avoid overlapping of places where the characteristic impedance is reduced, it is possible to prevent a large reduction in characteristic impedance as a differential signal line and to uniformly control the characteristic impedance of the differential signal line It becomes.

また、本発明の高周波用配線基板によれば、差動信号線路と隣接する他の信号線路の間に生じる電界のカップリングを抑制することができ、電磁気的干渉によるノイズを小さくすることができるため、複数の差動信号線路を平行に形成することによって、最も効率良く配線密度を上げた設計が可能であり、MUX,DEMUX,NPU等の通信用デバイスの入出力端子数の増加に対応可能である。   In addition, according to the high-frequency wiring board of the present invention, it is possible to suppress coupling of an electric field generated between a differential signal line and another adjacent signal line, and to reduce noise due to electromagnetic interference. Therefore, by forming a plurality of differential signal lines in parallel, it is possible to design with the most efficient wiring density, and to cope with the increase in the number of input / output terminals of communication devices such as MUX, DEMUX, NPU, etc. It is.

本発明の高周波用配線基板(以下、高周波基板ともいう)について以下に詳細に説明する。図1(a),(b),(c)は、本発明の高周波基板について実施の形態の一例を示す平面図および断面図である。これらの図において、1は高周波基板、2は誘電体基板、3は差動信号線路8を成す第1の信号線路、4は差動信号線路8を成す第2の信号線路、5は同一面接地導体層、6は下面導体層、7は貫通導体である。   The high-frequency wiring board of the present invention (hereinafter also referred to as a high-frequency board) will be described in detail below. 1A, 1B, and 1C are a plan view and a cross-sectional view showing an example of an embodiment of the high-frequency substrate of the present invention. In these figures, 1 is a high-frequency substrate, 2 is a dielectric substrate, 3 is a first signal line forming a differential signal line 8, 4 is a second signal line forming a differential signal line 8, and 5 is the same surface contact. A ground conductor layer, 6 is a bottom conductor layer, and 7 is a through conductor.

本発明の高周波基板1は、誘電体基板2の上面に形成された、平行な2つの信号線路3,4から成る差動信号線路8と、差動信号線路8の両側に形成された同一面接地導体層5と、誘電体基板2の下面の全面に形成された下面導体層6と、同一面接地導体層5および下面導体層6を電気的に接続するとともに差動信号線路8の線路方向に平行に列を成して形成された複数の貫通導体7とを具備し、差動信号線路8の線路方向における貫通導体7の配列間隔が、差動信号線路8で伝送される高周波信号の波長の4分の1以下であり、差動信号線路8の一方の側の貫通導体7が、誘電体基板2の上面内の線路方向に直交する方向において他方の側の貫通導体7同士の間に位置している。すなわち、本発明の高周波基板1は、基本的には、差動信号線路8と同一面接地導体層5と下面側導体層6とでコプレーナ線路を構成している。   The high-frequency substrate 1 of the present invention includes a differential signal line 8 formed of two parallel signal lines 3 and 4 formed on the upper surface of a dielectric substrate 2, and the same surface contact formed on both sides of the differential signal line 8. The ground conductor layer 5, the lower conductor layer 6 formed on the entire lower surface of the dielectric substrate 2, the same-surface ground conductor layer 5 and the lower conductor layer 6 are electrically connected and the line direction of the differential signal line 8 A plurality of through conductors 7 formed in rows in parallel to each other, and the arrangement interval of the through conductors 7 in the line direction of the differential signal line 8 is a high-frequency signal transmitted through the differential signal line 8. The through conductor 7 on one side of the differential signal line 8 is not more than a quarter of the wavelength, and the through conductors 7 on the other side in the direction orthogonal to the line direction in the upper surface of the dielectric substrate 2 Is located. That is, the high-frequency substrate 1 of the present invention basically forms a coplanar line with the differential signal line 8 and the same-surface ground conductor layer 5 and the lower surface side conductor layer 6.

そして、差動信号線路8の線路方向における貫通導体7の配列間隔が差動信号線路8で伝送される高周波信号の波長λの4分の1以下であることにより、差動信号線路8間に擬似的な導体壁が形成されたことになり、隣接しあう差動信号線路8間の容量結合が低減できる。その結果、隣接しあう差動信号線路8間のクロストークノイズが低減される。   And since the arrangement | positioning space | interval of the penetration conductor 7 in the line direction of the differential signal track | line 8 is below 1/4 of wavelength (lambda) of the high frequency signal transmitted with the differential signal track | line 8, A pseudo conductor wall is formed, and the capacitive coupling between the adjacent differential signal lines 8 can be reduced. As a result, crosstalk noise between the adjacent differential signal lines 8 is reduced.

また、本発明の高周波基板1は、差動信号線路8の一方の側の貫通導体7が、誘電体基板2の上面内の線路方向に直交する方向において他方の側の貫通導体7同士の間の中間に位置していることから、貫通導体7と第1の信号線路3および第2の信号線路4との間の不要なキャパシタンス成分による特性インピーダンスの低下箇所の重ね合わせを避けることができ、差動信号線路8を形成する対をなす第1の信号線路3と第2の信号線路4との間で特性インピーダンスの低下箇所を差動信号線路8で伝達される高周波信号の波長の8分の1以下に均一に分散配置することが出来る。そのため、差動信号線路8を伝達する高周波信号に対して、特性インピーダンスの不連続部の間隔が十分短くなるため、均一な特性インピーダンスを持つ伝送線路としてみなすことができるものとなる。その結果、特性インピーダンスの不整合による高周波信号の伝送性の劣化が少なく、良好な高周波特性を得ることができる。   Further, the high frequency substrate 1 of the present invention is such that the through conductor 7 on one side of the differential signal line 8 is between the through conductors 7 on the other side in the direction perpendicular to the line direction in the upper surface of the dielectric substrate 2. Therefore, it is possible to avoid overlapping of a portion where the characteristic impedance is reduced due to an unnecessary capacitance component between the through conductor 7 and the first signal line 3 and the second signal line 4, 8 minutes of the wavelength of the high-frequency signal transmitted through the differential signal line 8 at the point where the characteristic impedance is reduced between the first signal line 3 and the second signal line 4 forming a pair forming the differential signal line 8 Can be uniformly distributed to 1 or less. Therefore, since the interval between the discontinuous portions of the characteristic impedance is sufficiently short with respect to the high-frequency signal transmitted through the differential signal line 8, it can be regarded as a transmission line having a uniform characteristic impedance. As a result, there is little deterioration in the transmission performance of the high frequency signal due to the mismatch of characteristic impedance, and good high frequency characteristics can be obtained.

さらに、第1の信号線路3と第2の信号線路4との間の間隔は、高周波信号の波長λの4分の1以下になっているのがよく、第1の信号線路3と第2の信号線路4とが電磁的に結合して差動信号線路8として機能することとなる。   Further, the distance between the first signal line 3 and the second signal line 4 should be less than or equal to ¼ of the wavelength λ of the high-frequency signal. The signal line 4 is electromagnetically coupled to function as the differential signal line 8.

また、差動信号線路8を挟んで形成される左右の同一面接地導体層5と下面導体層6とを接続する左右の貫通導体7間の距離は、高周波信号の波長λ以下が好ましい。この場合、第1の信号線路3と第2の信号線路4との電界のカップリングがさらに強くなり、コプレーナ線路構造とされた差動信号線路8においてさらに良好な高周波信号の伝送特性が実現される。   The distance between the left and right through conductors 7 that connect the left and right same-surface ground conductor layers 5 and the lower conductor layer 6 formed with the differential signal line 8 interposed therebetween is preferably equal to or less than the wavelength λ of the high-frequency signal. In this case, the coupling of the electric field between the first signal line 3 and the second signal line 4 is further strengthened, and better transmission characteristics of high-frequency signals are realized in the differential signal line 8 having a coplanar line structure. The

また、本発明の高周波基板1は、差動信号線路8の両側に形成された貫通導体7によって、差動信号線路8の両側に擬似的な導体壁が形成されていることから、差動信号線路8と隣接する他の信号線路の間に生じる電界のカップリングを抑制することができ、電磁気的干渉によるノイズを小さくすることができるため、複数の差動信号線路を平行に形成することによって、最も効率良く配線密度を上げた設計が可能であり、MUX,DEMUX,NPU等の通信用デバイスの入出力端子数の増加に対応可能なものとなる。   Further, in the high-frequency substrate 1 of the present invention, the pseudo conductor walls are formed on both sides of the differential signal line 8 by the through conductors 7 formed on both sides of the differential signal line 8. Coupling of the electric field generated between the line 8 and another adjacent signal line can be suppressed, and noise due to electromagnetic interference can be reduced. Therefore, by forming a plurality of differential signal lines in parallel Therefore, it is possible to design the wiring density most efficiently, and to cope with the increase in the number of input / output terminals of communication devices such as MUX, DEMUX, NPU and the like.

本発明の高周波基板1における誘電体基板2の材料としては、アルミナ(Al)セラミックスやムライト(3Al・2SiO)セラミックス等のセラミックス,ガラスセラミックス等の無機材料、四フッ化エチレン樹脂(ポリテトラフルオロエチレン;PTFE),四フッ化エチレン−エチレン共重合樹脂(テトラフルオロエチレン−エチレン共重合樹脂;ETFE),四フッ化エチレン−パーフルオロアルコキシエチレン共重合樹脂(テトラフルオロエチレン−パーフルオロアルキルビニルエーテル共重合樹脂;PFA)等のフッ素樹脂,ガラスエポキシ樹脂,ポリフェニレンエーテル樹脂,液晶ポリエステル,ポリイミド等の樹脂材料などが用いられる。また、誘電体基板2の形状、寸法(厚み、幅、長さ)は、高周波信号の周波数や特性インピーダンスなどに応じて適宜設定される。 Examples of the material of the dielectric substrate 2 in the high-frequency substrate 1 of the present invention include ceramics such as alumina (Al 2 O 3 ) ceramics and mullite (3Al 2 O 3 · 2SiO 2 ) ceramics, inorganic materials such as glass ceramics, and tetrafluoride. Ethylene resin (polytetrafluoroethylene; PTFE), tetrafluoroethylene-ethylene copolymer resin (tetrafluoroethylene-ethylene copolymer resin; ETFE), tetrafluoroethylene-perfluoroalkoxyethylene copolymer resin (tetrafluoroethylene- A fluorocarbon resin such as perfluoroalkyl vinyl ether copolymer resin (PFA), a resin material such as glass epoxy resin, polyphenylene ether resin, liquid crystal polyester, and polyimide is used. The shape and dimensions (thickness, width, length) of the dielectric substrate 2 are appropriately set according to the frequency of the high-frequency signal, the characteristic impedance, and the like.

本発明の第1の信号線路3、第2の信号線路4は、高周波信号伝送用として適した金属の導体層から成り、例えばCu層、Mo−Mn層、W層、Mo−Mnメタライズ層上にNiメッキ層およびAuメッキ層を被着させたもの、Wメタライズ層上にNiメッキ層およびAuメッキ層を被着させたもの、Cr−Cu合金層、Cr−Cu合金層上にNiメッキ層およびAuメッキ層を被着させたもの、TaN層上にNi−Cr合金層およびAuメッキ層を被着させたもの、Ti層上にPt層およびAuメッキ層を被着させたもの、またはNi−Cr合金層上にPt層およびAuメッキ層を被着させたものから成り、厚膜印刷法あるいは各種の薄膜形成法やメッキ処理法などにより形成される。その厚みや幅も伝送される高周波信号の周波数や特性インピーダンスなどに応じて設定される。 The first signal line 3 and the second signal line 4 of the present invention are made of a metal conductor layer suitable for high-frequency signal transmission, for example, on a Cu layer, a Mo—Mn layer, a W layer, or a Mo—Mn metallized layer. With Ni plating layer and Au plating layer deposited thereon, with Ni plating layer and Au plating layer deposited on W metallized layer, Cr-Cu alloy layer, Ni plating layer on Cr-Cu alloy layer And an Au plated layer deposited, a Ni—Cr alloy layer and an Au plated layer deposited on a Ta 2 N layer, a Pt layer and an Au plated layer deposited on a Ti layer, Or it consists of what deposited Pt layer and Au plating layer on the Ni-Cr alloy layer, and is formed by the thick film printing method or various thin film formation methods, plating methods, etc. The thickness and width are also set according to the frequency and characteristic impedance of the transmitted high frequency signal.

また、同一面接地導体層5、下面導体層6は、第1の信号線路3や第2の信号線路4等と同様の材料で同様の方法により形成すればよく、差動信号線路8と同一面接地導体層5との間隔、差動信号線路8と下面導体層6との間隔は、高周波信号の周波数や差動信号線路8の特性インピーダンスなどに応じて適宜設定される。   The same-surface ground conductor layer 5 and the lower conductor layer 6 may be formed of the same material as that of the first signal line 3 and the second signal line 4 by the same method and the same as the differential signal line 8. The distance between the surface ground conductor layer 5 and the distance between the differential signal line 8 and the lower surface conductor layer 6 are appropriately set according to the frequency of the high frequency signal, the characteristic impedance of the differential signal line 8, and the like.

また、同一面接地導体層5と下面導体層6とを電気的に接続する複数の貫通導体7は、スルーホール導体やビアホール導体から成り、または金属板、金属棒、金属パイプ等を埋設することにより設けられる。   The plurality of through conductors 7 that electrically connect the same-surface ground conductor layer 5 and the lower conductor layer 6 are made of through-hole conductors or via-hole conductors, or are embedded with a metal plate, metal rod, metal pipe, or the like. Is provided.

本発明の高周波基板1の作製は以下のように行なう。誘電体基板2がアルミナセラミックスからなる場合、まず誘電体基板2となるアルミナセラミックスのグリーンシートを準備し、これに所定の打ち抜き加工を施して貫通導体7となる貫通孔を形成する。その後、スクリーン印刷法によりWやMoなどの導体ペーストを貫通孔に充填するとともに、第1の信号線路3や第2の信号線路4等となる導体パターンおよびその他の導体層となる導体パターンを印刷塗布する。次に、1600℃で焼成を行い、最後に各導体層上にNiメッキおよびAuメッキを施すとよい。   The high frequency substrate 1 of the present invention is manufactured as follows. When the dielectric substrate 2 is made of alumina ceramic, first, an alumina ceramic green sheet to be the dielectric substrate 2 is prepared, and a predetermined punching process is performed on the green sheet to form a through hole to be the through conductor 7. After that, a conductive paste such as W or Mo is filled in the through holes by screen printing, and a conductor pattern that becomes the first signal line 3 or the second signal line 4 and a conductor pattern that becomes another conductor layer are printed. Apply. Next, baking is performed at 1600 ° C., and finally, Ni plating and Au plating may be performed on each conductor layer.

誘電体基板2の誘電体層間に差動信号線路8および同一面接地導体層5が形成される場合、誘電体基板2の上下主面に下面導体層6を形成し、貫通導体7にて同一面接地導体層5と下面導体層6とを電気的に接続する構造が好ましい。   When the differential signal line 8 and the same-surface ground conductor layer 5 are formed between the dielectric layers of the dielectric substrate 2, the lower surface conductor layer 6 is formed on the upper and lower main surfaces of the dielectric substrate 2, and the through conductor 7 is the same. A structure in which the surface ground conductor layer 5 and the lower conductor layer 6 are electrically connected is preferable.

なお、本発明は上記実施の形態に限定されるものではなく、本発明の要旨を逸脱しない範囲内で種々の変更を行なっても何等差し支えない。   Note that the present invention is not limited to the above-described embodiment, and various modifications may be made without departing from the scope of the present invention.

(a)は、本発明の高周波用配線基板についての実施の形態の一例を示す平面図、(b)は(a)の高周波用配線基板のA−A’線における断面図、(c)は(a)の高周波用配線基板のB−B’線における断面図である。(A) is a top view which shows an example of embodiment about the high frequency wiring board of this invention, (b) is sectional drawing in the AA 'line of the high frequency wiring board of (a), (c) is It is sectional drawing in the BB 'line | wire of the high frequency wiring board of (a).

符号の説明Explanation of symbols

1:高周波用配線基板
2:誘電体基板
3:第1の信号線路
4:第2の信号線路
5:同一面接地導体層
6:下面導体層
7:貫通導体
8:差動信号線路
1: High-frequency wiring board 2: Dielectric substrate 3: First signal line 4: Second signal line 5: Coplanar ground conductor layer 6: Bottom conductor layer 7: Through conductor 8: Differential signal line

Claims (3)

複数の誘電体層を積層してなる誘電体基板の上面または前記誘電体層の層間に互いに平行に形成された一対の信号線路から成る差動信号線路と、該差動信号線路の両側に所定間隔をもって形成された同一面接地導体層と、前記誘電体基板の下面の全面に形成された下面導体層と、前記同一面接地導体層および前記下面導体層を電気的に接続するとともに前記差動信号線路の両側に線路方向と平行に列を成して形成された複数の貫通導体とを具備しており、前記複数の貫通導体は、前記線路方向における配列間隔が前記差動信号線路で伝送される高周波信号の波長の4分の1以下であるとともに、前記差動信号線路の一方の側の前記貫通導体が、前記誘電体基板の上面内の前記線路方向に直交する方向において他方の側の前記貫通導体同士の間に位置していることを特徴とする高周波用配線基板。 A differential signal line composed of a pair of signal lines formed in parallel with each other between the upper surface of the dielectric substrate formed by laminating a plurality of dielectric layers or between the layers of the dielectric layers, and predetermined on both sides of the differential signal line The differential ground conductor layer formed at intervals, the lower conductor layer formed on the entire lower surface of the dielectric substrate, and the differential ground conductor layer and the lower conductor layer are electrically connected and the differential A plurality of through conductors formed in rows on both sides of the signal line in parallel with the line direction, and the plurality of through conductors are transmitted in the differential signal line at an arrangement interval in the line direction. The through conductor on one side of the differential signal line is on the other side in a direction perpendicular to the line direction in the upper surface of the dielectric substrate. Between the through conductors High frequency wiring board, characterized by being located. 前記差動信号線路の一方の側の前記貫通導体が、前記誘電体基板の上面内の前記線路方向に直交する方向において他方の側の前記貫通導体同士の間の中間に位置していることを特徴とする請求項1記載の高周波用配線基板。 The through conductor on one side of the differential signal line is located in the middle between the through conductors on the other side in a direction orthogonal to the line direction in the upper surface of the dielectric substrate. The high-frequency wiring board according to claim 1, wherein: 前記差動信号線路は、複数のものが平行に形成されていることを特徴とする請求項1または請求項2記載の高周波用配線基板。 3. The high-frequency wiring board according to claim 1, wherein a plurality of differential signal lines are formed in parallel.
JP2004083516A 2004-03-22 2004-03-22 High frequency wiring board Expired - Fee Related JP4377725B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004083516A JP4377725B2 (en) 2004-03-22 2004-03-22 High frequency wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004083516A JP4377725B2 (en) 2004-03-22 2004-03-22 High frequency wiring board

Publications (2)

Publication Number Publication Date
JP2005276859A JP2005276859A (en) 2005-10-06
JP4377725B2 true JP4377725B2 (en) 2009-12-02

Family

ID=35176236

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004083516A Expired - Fee Related JP4377725B2 (en) 2004-03-22 2004-03-22 High frequency wiring board

Country Status (1)

Country Link
JP (1) JP4377725B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010016196A (en) * 2008-07-03 2010-01-21 Ngk Spark Plug Co Ltd High-frequency package
JP2011134789A (en) * 2009-12-22 2011-07-07 Mitsubishi Electric Corp Semiconductor device, and printed circuit board
US8885357B2 (en) * 2012-01-06 2014-11-11 Cray Inc. Printed circuit board with reduced cross-talk
JP2021180259A (en) * 2020-05-14 2021-11-18 三菱電機株式会社 Connecting member, flexible printed board, and wiring method for connecting member

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3186018B2 (en) * 1995-07-27 2001-07-11 新光電気工業株式会社 High frequency wiring board
JP4680410B2 (en) * 2001-04-24 2011-05-11 日本特殊陶業株式会社 Wiring board
JP2003124712A (en) * 2001-10-17 2003-04-25 Opnext Japan Inc High frequency transmission line, and electronic component or electronic device using the same
JP2003224408A (en) * 2002-01-30 2003-08-08 Kyocera Corp High-frequency wiring board

Also Published As

Publication number Publication date
JP2005276859A (en) 2005-10-06

Similar Documents

Publication Publication Date Title
JP3732927B2 (en) Multilayer wiring board
US6573600B2 (en) Multilayer wiring substrate having differential signal wires and a general signal wire in different planes
JP2003224408A (en) High-frequency wiring board
JP4814911B2 (en) Vertical transition structure of high-frequency transition lines
TW200531608A (en) Printed circuit board with low cross-talk noise
JP2006245291A (en) Transmission line and method of forming wiring
US20110122041A1 (en) Planar antenna
JP5323435B2 (en) Multi-layer wiring board for differential transmission
US20070194434A1 (en) Differential signal transmission structure, wiring board, and chip package
JP2002252298A (en) Wiring substrate and semiconductor device using it
JP2007243123A (en) Electromagnetic field coupling structure and multilayer wiring board
JP4659087B2 (en) Differential balanced signal transmission board
JP2006042098A (en) High frequency wiring board
JPH11112142A (en) Multilayered wiring board
JP4377725B2 (en) High frequency wiring board
JP4927993B2 (en) Composite wiring board
JP4243443B2 (en) Balun transformer
JP2004064174A (en) High frequency wiring board
JP4462782B2 (en) High frequency wiring board
JP2005286436A (en) Wiring board for high frequency
JP2004350143A (en) Balun transformer
JP2000277657A (en) Multilayer wiring board
JP2004120291A (en) Balun transformer
JP2004259960A (en) Wiring board
JP4026052B2 (en) Semiconductor device and semiconductor device design method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070213

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20081020

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090818

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090911

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120918

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130918

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees