JP4158413B2 - 画像処理装置 - Google Patents

画像処理装置 Download PDF

Info

Publication number
JP4158413B2
JP4158413B2 JP2002148419A JP2002148419A JP4158413B2 JP 4158413 B2 JP4158413 B2 JP 4158413B2 JP 2002148419 A JP2002148419 A JP 2002148419A JP 2002148419 A JP2002148419 A JP 2002148419A JP 4158413 B2 JP4158413 B2 JP 4158413B2
Authority
JP
Japan
Prior art keywords
data
register
unit
functional unit
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2002148419A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003346138A5 (enExample
JP2003346138A (ja
Inventor
裕司 山口
仁 佐藤
正寛 五十嵐
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2002148419A priority Critical patent/JP4158413B2/ja
Priority to US10/441,546 priority patent/US6940512B2/en
Publication of JP2003346138A publication Critical patent/JP2003346138A/ja
Publication of JP2003346138A5 publication Critical patent/JP2003346138A5/ja
Application granted granted Critical
Publication of JP4158413B2 publication Critical patent/JP4158413B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Image Processing (AREA)
  • Microcomputers (AREA)
  • Image Generation (AREA)
  • Complex Calculations (AREA)
JP2002148419A 2002-05-22 2002-05-22 画像処理装置 Expired - Fee Related JP4158413B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2002148419A JP4158413B2 (ja) 2002-05-22 2002-05-22 画像処理装置
US10/441,546 US6940512B2 (en) 2002-05-22 2003-05-20 Image processing apparatus and method of same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002148419A JP4158413B2 (ja) 2002-05-22 2002-05-22 画像処理装置

Publications (3)

Publication Number Publication Date
JP2003346138A JP2003346138A (ja) 2003-12-05
JP2003346138A5 JP2003346138A5 (enExample) 2005-07-21
JP4158413B2 true JP4158413B2 (ja) 2008-10-01

Family

ID=29766975

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002148419A Expired - Fee Related JP4158413B2 (ja) 2002-05-22 2002-05-22 画像処理装置

Country Status (2)

Country Link
US (1) US6940512B2 (enExample)
JP (1) JP4158413B2 (enExample)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9007393B2 (en) * 1997-07-02 2015-04-14 Mental Images Gmbh Accurate transparency and local volume rendering
JP3747859B2 (ja) * 2002-02-06 2006-02-22 ソニー株式会社 画像処理装置およびその方法
US7528840B1 (en) * 2003-10-01 2009-05-05 Apple Inc. Optimizing the execution of media processing routines using a list of routine identifiers
JP2005234727A (ja) * 2004-02-18 2005-09-02 Toshiba Corp 画像処理装置、画像処理システムおよび画像処理方法
US7385607B2 (en) * 2004-04-12 2008-06-10 Nvidia Corporation Scalable shader architecture
US7542042B1 (en) * 2004-11-10 2009-06-02 Nvidia Corporation Subpicture overlay using fragment shader
US8078656B1 (en) 2004-11-16 2011-12-13 Nvidia Corporation Data decompression with extra precision
US7825936B1 (en) 2004-11-19 2010-11-02 Nvidia Corporation Method and system for texture instruction demotion optimization
US7916149B1 (en) 2005-01-04 2011-03-29 Nvidia Corporation Block linear memory ordering of texture data
US8223845B1 (en) 2005-03-16 2012-07-17 Apple Inc. Multithread processing of video frames
JP2007088522A (ja) * 2005-09-16 2007-04-05 Ricoh Co Ltd 画像処理装置
US8031208B2 (en) * 2005-12-26 2011-10-04 Kabushiki Kaisha Toshiba Drawing apparatus and method for processing plural pixels in parallel
US7619629B1 (en) * 2006-06-15 2009-11-17 Nvidia Corporation Method and system for utilizing memory interface bandwidth to connect multiple graphics processing units
US7825937B1 (en) * 2006-06-16 2010-11-02 Nvidia Corporation Multi-pass cylindrical cube map blur
US7884830B1 (en) * 2006-07-12 2011-02-08 Nvidia Corporation Apparatus, system, and method for indexing an array of cube map textures
US7809926B2 (en) * 2006-11-03 2010-10-05 Cornell Research Foundation, Inc. Systems and methods for reconfiguring on-chip multiprocessors
WO2008073876A1 (en) * 2006-12-12 2008-06-19 Mental Images Gmbh Accurate transparency and local volume rendering
US8207972B2 (en) 2006-12-22 2012-06-26 Qualcomm Incorporated Quick pixel rendering processing
US7940261B2 (en) * 2007-01-10 2011-05-10 Qualcomm Incorporated Automatic load balancing of a 3D graphics pipeline
US20090086820A1 (en) * 2007-09-28 2009-04-02 Edward Hong Shared memory with contemporaneous access for use in video encoding and methods for use therewith
US9142057B2 (en) * 2009-09-03 2015-09-22 Advanced Micro Devices, Inc. Processing unit with a plurality of shader engines
JP6319420B2 (ja) * 2014-02-24 2018-05-09 株式会社ニコン 情報処理装置、デジタルカメラおよびプロセッサ
US10089708B2 (en) * 2016-04-28 2018-10-02 Qualcomm Incorporated Constant multiplication with texture unit of graphics processing unit
US10146440B2 (en) * 2016-12-20 2018-12-04 Intel Corporation Apparatus, system and method for offloading collision check operations in a storage device
US10901909B2 (en) * 2017-04-17 2021-01-26 Intel Corporation Optimizing read only memory surface accesses
US10715752B2 (en) * 2018-06-06 2020-07-14 Cnh Industrial Canada, Ltd. System and method for monitoring sensor performance on an agricultural machine

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5046027A (en) * 1988-11-08 1991-09-03 Massachusetts General Hospital Apparatus and method for processing and displaying images in a digital procesor based system
US5956744A (en) * 1995-09-08 1999-09-21 Texas Instruments Incorporated Memory configuration cache with multilevel hierarchy least recently used cache entry replacement
US6917899B2 (en) * 2001-09-21 2005-07-12 Microsoft Corporation System and methods for providing histogram computation in a high precision rasterization data pipeline

Also Published As

Publication number Publication date
US6940512B2 (en) 2005-09-06
US20040075661A1 (en) 2004-04-22
JP2003346138A (ja) 2003-12-05

Similar Documents

Publication Publication Date Title
JP4158413B2 (ja) 画像処理装置
JP5345226B2 (ja) グラフィックスプロセッサの並列アレイアーキテクチャ
CN102667814B (zh) 一种保序分布式光栅化器
US8077174B2 (en) Hierarchical processor array
US6819332B2 (en) Antialias mask generation
US6704018B1 (en) Graphic computing apparatus
TWI645371B (zh) 在上游著色器內設定下游著色狀態
US7522171B1 (en) On-the-fly reordering of 32-bit per component texture images in a multi-cycle data transfer
US7750915B1 (en) Concurrent access of data elements stored across multiple banks in a shared memory resource
US8429656B1 (en) Thread count throttling for efficient resource utilization
JP4264529B2 (ja) 画像処理装置およびその方法
JPWO2003009125A1 (ja) 演算装置および画像処理装置
JP4264530B2 (ja) 画像処理装置およびその方法
US7747842B1 (en) Configurable output buffer ganging for a parallel processor
JP4186561B2 (ja) 画像処理装置およびその方法
US7484076B1 (en) Executing an SIMD instruction requiring P operations on an execution unit that performs Q operations at a time (Q<P)
JP2004145838A (ja) 画像処理装置
JP4264526B2 (ja) 画像処理装置およびその方法
Poulton et al. Breaking the frame-buffer bottleneck with logic-enhanced memories
JP2004118713A (ja) 画像処理装置
JP4264527B2 (ja) 画像処理装置およびその方法
US12205193B2 (en) Device and method of implementing subpass interleaving of tiled image rendering
JP2004127227A (ja) 画像処理装置
JP2004013873A (ja) 画像処理装置
JP2004118822A (ja) 画像処理装置

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041203

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041203

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080328

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080624

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080707

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110725

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees