JP2003346138A5 - - Google Patents

Download PDF

Info

Publication number
JP2003346138A5
JP2003346138A5 JP2002148419A JP2002148419A JP2003346138A5 JP 2003346138 A5 JP2003346138 A5 JP 2003346138A5 JP 2002148419 A JP2002148419 A JP 2002148419A JP 2002148419 A JP2002148419 A JP 2002148419A JP 2003346138 A5 JP2003346138 A5 JP 2003346138A5
Authority
JP
Japan
Prior art keywords
register
data
functional unit
unit
image processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002148419A
Other languages
English (en)
Japanese (ja)
Other versions
JP4158413B2 (ja
JP2003346138A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2002148419A priority Critical patent/JP4158413B2/ja
Priority claimed from JP2002148419A external-priority patent/JP4158413B2/ja
Priority to US10/441,546 priority patent/US6940512B2/en
Publication of JP2003346138A publication Critical patent/JP2003346138A/ja
Publication of JP2003346138A5 publication Critical patent/JP2003346138A5/ja
Application granted granted Critical
Publication of JP4158413B2 publication Critical patent/JP4158413B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2002148419A 2002-05-22 2002-05-22 画像処理装置 Expired - Fee Related JP4158413B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2002148419A JP4158413B2 (ja) 2002-05-22 2002-05-22 画像処理装置
US10/441,546 US6940512B2 (en) 2002-05-22 2003-05-20 Image processing apparatus and method of same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002148419A JP4158413B2 (ja) 2002-05-22 2002-05-22 画像処理装置

Publications (3)

Publication Number Publication Date
JP2003346138A JP2003346138A (ja) 2003-12-05
JP2003346138A5 true JP2003346138A5 (enExample) 2005-07-21
JP4158413B2 JP4158413B2 (ja) 2008-10-01

Family

ID=29766975

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002148419A Expired - Fee Related JP4158413B2 (ja) 2002-05-22 2002-05-22 画像処理装置

Country Status (2)

Country Link
US (1) US6940512B2 (enExample)
JP (1) JP4158413B2 (enExample)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9007393B2 (en) * 1997-07-02 2015-04-14 Mental Images Gmbh Accurate transparency and local volume rendering
JP3747859B2 (ja) * 2002-02-06 2006-02-22 ソニー株式会社 画像処理装置およびその方法
US7528840B1 (en) * 2003-10-01 2009-05-05 Apple Inc. Optimizing the execution of media processing routines using a list of routine identifiers
JP2005234727A (ja) * 2004-02-18 2005-09-02 Toshiba Corp 画像処理装置、画像処理システムおよび画像処理方法
US7385607B2 (en) * 2004-04-12 2008-06-10 Nvidia Corporation Scalable shader architecture
US7542042B1 (en) * 2004-11-10 2009-06-02 Nvidia Corporation Subpicture overlay using fragment shader
US8078656B1 (en) 2004-11-16 2011-12-13 Nvidia Corporation Data decompression with extra precision
US7825936B1 (en) 2004-11-19 2010-11-02 Nvidia Corporation Method and system for texture instruction demotion optimization
US7916149B1 (en) * 2005-01-04 2011-03-29 Nvidia Corporation Block linear memory ordering of texture data
US8223845B1 (en) 2005-03-16 2012-07-17 Apple Inc. Multithread processing of video frames
JP2007088522A (ja) * 2005-09-16 2007-04-05 Ricoh Co Ltd 画像処理装置
US8031208B2 (en) * 2005-12-26 2011-10-04 Kabushiki Kaisha Toshiba Drawing apparatus and method for processing plural pixels in parallel
US7619629B1 (en) * 2006-06-15 2009-11-17 Nvidia Corporation Method and system for utilizing memory interface bandwidth to connect multiple graphics processing units
US7825937B1 (en) * 2006-06-16 2010-11-02 Nvidia Corporation Multi-pass cylindrical cube map blur
US7884830B1 (en) * 2006-07-12 2011-02-08 Nvidia Corporation Apparatus, system, and method for indexing an array of cube map textures
US7809926B2 (en) * 2006-11-03 2010-10-05 Cornell Research Foundation, Inc. Systems and methods for reconfiguring on-chip multiprocessors
WO2008073876A1 (en) * 2006-12-12 2008-06-19 Mental Images Gmbh Accurate transparency and local volume rendering
US8207972B2 (en) 2006-12-22 2012-06-26 Qualcomm Incorporated Quick pixel rendering processing
US7940261B2 (en) * 2007-01-10 2011-05-10 Qualcomm Incorporated Automatic load balancing of a 3D graphics pipeline
US20090086820A1 (en) * 2007-09-28 2009-04-02 Edward Hong Shared memory with contemporaneous access for use in video encoding and methods for use therewith
US9142057B2 (en) * 2009-09-03 2015-09-22 Advanced Micro Devices, Inc. Processing unit with a plurality of shader engines
WO2015125960A1 (ja) * 2014-02-24 2015-08-27 株式会社ニコン 情報処理装置、デジタルカメラおよびプロセッサ
US10089708B2 (en) * 2016-04-28 2018-10-02 Qualcomm Incorporated Constant multiplication with texture unit of graphics processing unit
US10146440B2 (en) * 2016-12-20 2018-12-04 Intel Corporation Apparatus, system and method for offloading collision check operations in a storage device
US10901909B2 (en) * 2017-04-17 2021-01-26 Intel Corporation Optimizing read only memory surface accesses
US10715752B2 (en) * 2018-06-06 2020-07-14 Cnh Industrial Canada, Ltd. System and method for monitoring sensor performance on an agricultural machine

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5046027A (en) * 1988-11-08 1991-09-03 Massachusetts General Hospital Apparatus and method for processing and displaying images in a digital procesor based system
US5956744A (en) * 1995-09-08 1999-09-21 Texas Instruments Incorporated Memory configuration cache with multilevel hierarchy least recently used cache entry replacement
US6917899B2 (en) * 2001-09-21 2005-07-12 Microsoft Corporation System and methods for providing histogram computation in a high precision rasterization data pipeline

Similar Documents

Publication Publication Date Title
JP2003346138A5 (enExample)
US7091982B2 (en) Low power programmable processor
US7864185B1 (en) Register based queuing for texture requests
US5949440A (en) Method and apparatus for processing graphics primitives in multiple modes using reconfigurable hardware
US6812929B2 (en) System and method for prefetching data from a frame buffer
US7289125B2 (en) Graphics device clustering with PCI-express
CN114041140B (zh) 事件驱动脉冲卷积神经网络
JP4914829B2 (ja) 低電力プログラマブルプロセッサ
US6819324B2 (en) Memory interleaving technique for texture mapping in a graphics system
AU747283B2 (en) Data processing system for logically adjacent data samples such as image data in a machine vision system
US7280112B1 (en) Arithmetic logic unit temporary registers
JP5697763B2 (ja) 画像並進のためのエッジのアルファ値でのレイヤ混合
JP2500858B2 (ja) 拡張ラスタ演算回路を有する表示システム
US7199799B2 (en) Interleaving of pixels for low power programmable processor
US9058672B2 (en) Using a pixel offset for evaluating a plane equation
US20050253856A1 (en) Auto software configurable register address space for low power programmable processor
JP2001222712A (ja) 画像処理装置、畳み込み積分回路及びその方法
TWI533672B (zh) 使用取樣子集的多取樣表面處理
Poulton et al. Breaking the frame-buffer bottleneck with logic-enhanced memories
US20110254848A1 (en) Buffering deserialized pixel data in a graphics processor unit pipeline
KR20090017980A (ko) 그래픽 처리 장치 파이프라인에서의 조건부 실행 비트
US20050253857A1 (en) Reconfigurable pipeline for low power programmable processor
US7250953B2 (en) Statistics instrumentation for low power programmable processor
US20200264873A1 (en) Scalar unit with high performance in crypto operation
US8599208B2 (en) Shared readable and writeable global values in a graphics processor unit pipeline