JP4023021B2 - Interlayer insulation film level difference measuring device - Google Patents
Interlayer insulation film level difference measuring device Download PDFInfo
- Publication number
- JP4023021B2 JP4023021B2 JP04670599A JP4670599A JP4023021B2 JP 4023021 B2 JP4023021 B2 JP 4023021B2 JP 04670599 A JP04670599 A JP 04670599A JP 4670599 A JP4670599 A JP 4670599A JP 4023021 B2 JP4023021 B2 JP 4023021B2
- Authority
- JP
- Japan
- Prior art keywords
- level difference
- interlayer insulating
- insulating film
- point
- measured
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Description
【0001】
【発明の属する技術分野】
本発明は層間絶縁膜の段差測定装置に関する。
【0002】
【従来の技術】
従来の層間絶縁膜の段差測定装置は、段差測定手段及びマッピング手段を有し、その段差測定手段によって、半導体基板上の層間絶縁膜の段差を測定し、その層間絶縁膜の段差をマッピング手段に供給して、マッピングを行わせるようにしていた。
【0003】
【発明が解決しようとする課題】
かかる従来の段差測定装置では、半導体基板(ウェーハ)の反りや、段差測定手段のステージのフラットネス(平坦)精度の悪さ等に起因して、正確な段差測定を行うことができなかった。
【0004】
かかる点に鑑み、本発明は、正確な段差測定を行うことのできる層間絶縁膜の段差測定装置を提案しようとするものである。
【0005】
【課題を解決するための手段】
本発明による層間絶縁膜の段差測定装置は、段差測定手段と、膜厚測定手段と、段差測定手段によって測定された、半導体基板上の層間絶縁膜の段差を、膜厚測定手段によって測定された、層間絶縁膜の配線層を含まない部分の厚みで補正する段差補正手段と、その段差補正手段によって補正された層間絶縁膜の段差を供給してマッピングを行うマッピング手段とを有する。
【0006】
かかる本発明によれば、段差補正手段によって、段差測定手段によって測定された、半導体基板上の層間絶縁膜の段差を、膜厚測定手段によって測定された、層間絶縁膜の配線層を含まない部分の厚みで補正し、その補正された層間絶縁膜の段差をマッピング手段に供給してマッピングを行わせる。
【0007】
【発明の実施の形態】
本発明は、段差測定手段と、膜厚測定手段と、段差測定手段によって測定された、半導体基板上の層間絶縁膜の段差を、膜厚測定手段によって測定された、層間絶縁膜の配線層を含まない部分の厚みで補正する段差補正手段と、その段差補正手段によって補正された層間絶縁膜の段差を供給してマッピングを行うマッピング手段とを有する層間絶縁膜の段差測定装置である。
【0008】
〔発明の実施の形態の具体例〕
以下に、図面を参照して、本発明の実施の形態の具体例の層間絶縁膜の段差測定装置を説明する。先ず、図2Aを説明する。aは半導体基板(ウェーハ)(半導体集積回路チップ)で、その半導体基板a上に層間絶縁膜bを被着形成し、その層間絶縁膜b上に配線層cを被着形成し、配線層c及び層間絶縁膜b上に亘って層間絶縁膜bを被着形成した場合である。この一番上の層間絶縁膜b上に配線層cを被着形成し、その層間絶縁膜b上及び配線層c上に亘って層間絶縁膜bを被着形成することも可能である。
【0009】
尚、一般的には、半導体基板及びその上のn層(n=1、2、3、…………)の配線層間に、n層の層間絶縁膜を被着形成し、一番上の層間絶縁膜上及び一番上の配線層上に亘って、層間絶縁膜を被着形成する。
【0010】
図1について、具体例の層間絶縁膜の段差測定装置の構成を説明する。1は段差測定手段で、例えば、測定対象である層間絶縁膜bの表面の全体を針でなぞることにより、その層間絶縁膜bの全表面の凹凸(段差)を測定する接触式段差測定機である。2は膜厚測定手段で、例えば、測定対象である層間絶縁膜bの表面に光を照射し、その屈折率を測定して、予め設定された層間絶縁膜bの配線層cを含まない部分(図2Aの矢印部分に対応する配線層cのない部分)(予め決められた、例えば、40μm角の正方形の部分)(図2Bの丸印の部分)の膜厚を測定する光学式・非接触式膜厚測定機である。そして、段差補正手段3では、段差測定手段1によって測定された、半導体基板a上のある点と、その近辺の他のある点との間の層間絶縁膜b全体の各点の段差(図2B)を、膜厚測定手段2によって測定れた、予め設定された層間絶縁膜bの配線層cを含まない部分の厚みで補正する。図2Cは、層間絶縁膜bのその補正された段差の変化を示す。
【0011】
そして、その段差補正手段3によって補正された段差をマッピング手段4に供給して、マッピングを行わせる。
【0012】
次に、段差補正手段3について説明する。段差補正手段3は、メモリ6、演算手段7及びこれらメモリ6及び演算手段7を制御するCPU5を備えている。6a、6bは、それぞれメモリ6の一部のメモリ領域を示す。
【0013】
段差測定手段1によって測定された、半導体基板a上のある点における、その近辺の他のある点との間の層間絶縁膜bの段差のデータを、メモリ6のメモリ領域6aに記憶させると共に、膜厚測定手段2によって測定された、予め設定された層間絶縁膜bの配線層cを含まない部分の層間絶縁膜bの厚みのデータをメモリ6のメモリ領域6bに記憶させる。
【0014】
メモリ領域6a、6bにそれぞれ記憶された段差のデータ及び厚みのデータをそれぞれ読み出して演算手段7に供給して、CPU5内のROM(図示せず)に記憶されているプログラムに基づいて演算を行って、段差のデータを厚みのデータで補正した段差のデータを得る。この補正された段差のデータは、半導体基板(ウェーハ)(半導体集積回路チップ)の反りや、段差測定手段のステージのフラットネス(平坦)精度の悪さ等に起因するエラーが補正された、正確な段差データとなる。
【0015】
次に、図3を参照して、段差補正の説明を行う。図3において、a点、b点及びc点は、図2における、半導体基板a上の配線層cを含まない層間絶縁膜bにおける点を示す。図3Aは、段差測定手段1によって測定された、a点、b点及びc点における段差の分布を示す。この例では、層間絶縁膜bにおいて、b点はa点より段差100nmだけ高い位置にあり、b点及びc点は同じ高さで、段差は0nmである。
【0016】
図3Bは、膜厚測定手段2によって測定されたa点、b点及びc点における層間絶縁膜bの厚さを示す。a点及びb点の膜厚は共に500nm、c点の膜厚は400nmである。
【0017】
図3Cは、段差補正手段3によって補正されたa点、b点及びc点の段差を示す。図3Bから、a点及びb点の膜厚は共に500nmと同じであったので、a点の高さを、b点の高さと同じ高さにして、両者間の段差を0nmにする。b点の高さは変化しない。c点の膜厚は400nmで、b点の膜厚より100nm低かったので、c点の高さを、b点の高さより100nm低くして、段差100nmを設ける。
【0018】
図3Aにおいて、b点及びc点間の中心のx点に段差の測定点があった場合は、x点の高さを、(500+400)/2(nm)だけ低くすれば良い。又、b点及びc点間中心のx点が配線層cのある場合も、その高さは配線層cの厚さ分だけ高くなるが、その場合も、x点の高さを、(500+400)/2(nm)だけ低くすれば良い。x点の位置が、b点、c点間の中心にないときは、x点と、b点及びc点との間の距離に応じて、比例配分によって、x点の高さを決めれば良い。
【0019】
そして、上述の補正された段差データを、マッピング手段4に供給して、マッピングさせる。このマッピングは、測定された段差データ(ここでは、測定膜厚で補正されている)を段差の等高曲線の分布で表すことを意味し、その段差の等高曲線の分布は、陰極線管(図示せず)の管面や液晶表示装置(図示せず)の表示面に表示させることができ、又、その段差の等高曲線の分布をプリンタ(図示せず)にて印刷することも可能である。
【0020】
【発明の効果】
上述せる本発明によれば、段差測定手段と、膜厚測定手段と、段差測定手段によって測定された、半導体基板上の層間絶縁膜の段差を、膜厚測定手段によって測定された、層間絶縁膜の配線層を含まない部分の厚みで補正する段差補正手段と、その段差補正手段によって補正された層間絶縁膜の段差を供給してマッピングを行うマッピング手段とを有するので、正確な段差測定を行うことのできる層間絶縁膜の段差測定装置を得ることができる。
【図面の簡単な説明】
【図1】本発明の実施の形態の具体例の層間絶縁膜の段差測定装置を示すブロック線図である。
【図2】本発明の実施の形態の具体例の層間絶縁膜の段差測定方法を示す説明図である。
【図3】本発明の実施の形態の具体例の層間絶縁膜の段差測定方法の段差補正を示す説明図である。
【符号の説明】
1 段差測定手段、2 膜厚測定手段、3 段差補正手段、4 マッピング手段、5 CPU、6 メモリ、6a、6b メモリ領域、7 演算手段。[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a step measuring apparatus for an interlayer insulating film.
[0002]
[Prior art]
A conventional interlayer insulating film level difference measuring apparatus has a level difference measuring unit and a mapping unit, and the level difference measuring unit measures the level difference of the interlayer insulating film on the semiconductor substrate and uses the level difference of the interlayer insulating film as the mapping unit. To provide mapping.
[0003]
[Problems to be solved by the invention]
In such a conventional level difference measuring apparatus, accurate level difference measurement cannot be performed due to warpage of the semiconductor substrate (wafer), poor flatness (flatness) accuracy of the stage of the level difference measuring means, or the like.
[0004]
In view of this point, the present invention intends to propose an interlayer insulating film level difference measuring apparatus capable of performing accurate level difference measurement.
[0005]
[Means for Solving the Problems]
In the interlayer insulating film level difference measuring device according to the present invention, the level difference measuring unit, the film thickness measuring unit, and the level difference measuring unit measured the level difference of the interlayer insulating film on the semiconductor substrate by the film thickness measuring unit. And a step correcting means for correcting the thickness of the portion of the interlayer insulating film not including the wiring layer and a mapping means for performing mapping by supplying the step of the interlayer insulating film corrected by the step correcting means.
[0006]
According to the present invention, the step of the interlayer insulating film on the semiconductor substrate measured by the level difference measuring unit by the level difference correcting unit is measured by the film thickness measuring unit and does not include the wiring layer of the interlayer insulating film. The thickness of the interlayer insulating film is corrected by the thickness, and the level difference of the corrected interlayer insulating film is supplied to the mapping means to perform mapping.
[0007]
DETAILED DESCRIPTION OF THE INVENTION
The present invention relates to a step of an interlayer insulating film on a semiconductor substrate measured by a step measuring means, a film thickness measuring means, and a step measuring means, and a wiring layer of the interlayer insulating film measured by the film thickness measuring means. An interlayer insulating film level difference measuring apparatus having level difference correcting means for correcting with a thickness of a portion not included, and mapping means for performing mapping by supplying a level difference of the interlayer insulating film corrected by the level difference correcting means.
[0008]
[Specific Examples of Embodiments of the Invention]
An interlayer insulating film level difference measuring apparatus according to a specific example of an embodiment of the present invention will be described below with reference to the drawings. First, FIG. 2A will be described. a is a semiconductor substrate (wafer) (semiconductor integrated circuit chip), an interlayer insulating film b is deposited on the semiconductor substrate a, and a wiring layer c is deposited on the interlayer insulating film b. This is the case where the interlayer insulating film b is deposited over the interlayer insulating film b. It is also possible to deposit the wiring layer c on the uppermost interlayer insulating film b and deposit the interlayer insulating film b over the interlayer insulating film b and the wiring layer c.
[0009]
In general, an n-layer interlayer insulating film is deposited between the semiconductor substrate and the n-layer (n = 1, 2, 3,...) On the semiconductor substrate. An interlayer insulating film is deposited on the interlayer insulating film and over the uppermost wiring layer.
[0010]
With reference to FIG. 1, the configuration of a step measuring apparatus for an interlayer insulating film as a specific example will be described. Reference numeral 1 denotes a level difference measuring means, for example, a contact level difference measuring machine that measures the unevenness (level difference) of the entire surface of the interlayer insulating film b by tracing the entire surface of the interlayer insulating film b to be measured with a needle. is there.
[0011]
Then, the level difference corrected by the level difference correction unit 3 is supplied to the mapping unit 4 to perform mapping.
[0012]
Next, the step correction means 3 will be described. The level difference correction means 3 includes a
[0013]
The data of the level difference of the interlayer insulating film b between a certain point on the semiconductor substrate a measured by the level difference measuring means 1 and another point in the vicinity thereof is stored in the memory area 6a of the
[0014]
Step data and thickness data respectively stored in the memory areas 6a and 6b are read out and supplied to the calculation means 7, and calculation is performed based on a program stored in a ROM (not shown) in the
[0015]
Next, the step correction will be described with reference to FIG. In FIG. 3, points a, b, and c indicate points in the interlayer insulating film b that do not include the wiring layer c on the semiconductor substrate a in FIG. FIG. 3A shows the distribution of steps at the points a, b, and c measured by the step measuring means 1. In this example, in the interlayer insulating film b, the point b is higher than the point a by a step of 100 nm, the points b and c are the same height, and the step is 0 nm.
[0016]
FIG. 3B shows the thickness of the interlayer insulating film b at points a, b, and c measured by the film thickness measuring means 2. The film thickness at both the points a and b is 500 nm, and the film thickness at the point c is 400 nm.
[0017]
FIG. 3C shows the steps at points a, b, and c corrected by the step correction means 3. From FIG. 3B, since the film thicknesses of the points a and b were both the same as 500 nm, the height of the point a is set to the same height as the height of the point b, and the step between them is set to 0 nm. The height of point b does not change. Since the film thickness at the point c is 400 nm, which is 100 nm lower than the film thickness at the point b, the height of the point c is made 100 nm lower than the height of the point b to provide a step 100 nm.
[0018]
In FIG. 3A, when there is a step measuring point at the center x point between the points b and c, the height of the point x may be lowered by (500 + 400) / 2 (nm). Also, when the point x between the point b and the point c is the wiring layer c, the height is increased by the thickness of the wiring layer c. In this case, the height of the point x is set to (500 + 400). ) / 2 (nm). When the position of the x point is not at the center between the b point and the c point, the height of the x point may be determined by proportional distribution according to the distance between the x point, the b point, and the c point. .
[0019]
Then, the corrected step data is supplied to the mapping means 4 for mapping. This mapping means that the measured step data (corrected by the measured film thickness in this case) is represented by the distribution of the contour of the step, and the distribution of the contour of the step is represented by a cathode ray tube ( It can be displayed on the tube surface of a liquid crystal display device (not shown) or a display surface of a liquid crystal display device (not shown), and the contour curve distribution of the step can be printed by a printer (not shown). It is.
[0020]
【The invention's effect】
According to the present invention described above, the step of the interlayer insulating film on the semiconductor substrate measured by the step measuring means, the film thickness measuring means, and the step measuring means is measured by the film thickness measuring means. Since there is a step correction unit that corrects by the thickness of a portion not including the wiring layer and a mapping unit that performs mapping by supplying the step of the interlayer insulating film corrected by the step correction unit, accurate step measurement is performed. It is possible to obtain a step measuring apparatus for an interlayer insulating film that can be used.
[Brief description of the drawings]
FIG. 1 is a block diagram showing an interlayer insulating film level difference measuring apparatus according to a specific example of an embodiment of the present invention;
FIG. 2 is an explanatory diagram illustrating a method for measuring a step of an interlayer insulating film according to a specific example of an embodiment of the present invention.
FIG. 3 is an explanatory diagram showing step correction of a step measurement method for an interlayer insulating film according to a specific example of an embodiment of the present invention;
[Explanation of symbols]
1 step measuring means, 2 film thickness measuring means, 3 step correcting means, 4 mapping means, 5 CPU, 6 memory, 6a, 6b memory area, 7 computing means.
Claims (1)
膜厚測定手段と、
上記段差測定手段によって測定された、半導体基板上の層間絶縁膜の段差を、上記膜厚測定手段によって測定された、上記層間絶縁膜の配線層を含まない部分の厚みで補正する段差補正手段と、
該段差補正手段によって補正された上記層間絶縁膜の段差を供給してマッピングを行うマッピング手段とを有することを特徴とする層間絶縁膜の段差測定装置。Step measuring means;
Film thickness measuring means;
A level difference correcting means for correcting the level difference of the interlayer insulating film on the semiconductor substrate measured by the level difference measuring means by the thickness of the portion of the interlayer insulating film not including the wiring layer, measured by the film thickness measuring means; ,
An interlayer insulating film level difference measuring apparatus comprising: mapping means for performing mapping by supplying a level difference of the interlayer insulating film corrected by the level difference correcting means.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP04670599A JP4023021B2 (en) | 1999-02-24 | 1999-02-24 | Interlayer insulation film level difference measuring device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP04670599A JP4023021B2 (en) | 1999-02-24 | 1999-02-24 | Interlayer insulation film level difference measuring device |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2000241150A JP2000241150A (en) | 2000-09-08 |
JP4023021B2 true JP4023021B2 (en) | 2007-12-19 |
Family
ID=12754792
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP04670599A Expired - Fee Related JP4023021B2 (en) | 1999-02-24 | 1999-02-24 | Interlayer insulation film level difference measuring device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4023021B2 (en) |
-
1999
- 1999-02-24 JP JP04670599A patent/JP4023021B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2000241150A (en) | 2000-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100530586C (en) | Chip plainness assessment method, apparatus therefor and application thereof | |
US5898478A (en) | Method of using a test reticle to optimize alignment of integrated circuit process layers | |
JP2802561B2 (en) | Semiconductor chip alignment method and laser repair target | |
US6239858B1 (en) | Exposure method, exposure apparatus and semiconductor device manufactured by using the exposure apparatus | |
US8116894B2 (en) | Chemical mechanical polishing method and chemical mechanical polishing device | |
JP4023021B2 (en) | Interlayer insulation film level difference measuring device | |
CN111128829B (en) | Alignment method and calibration method | |
CN211404455U (en) | Overlay precision measuring device | |
CN103605264B (en) | Method for forming pattern on substrate | |
JP2595962B2 (en) | Semiconductor device | |
JP3124535B2 (en) | Surface mount component inspection system | |
JP2000146569A (en) | Periphery sagging measurement of semiconductor substrate | |
TWI361266B (en) | Overlay measurement target and method for measuring overlay error | |
KR20000071742A (en) | Abrasion method of semiconductor device | |
JPH06324475A (en) | Reticle | |
KR100545204B1 (en) | Overlay key and method for measuring overlay using the same | |
JP2921129B2 (en) | Calibration method of imaging device | |
JPS60136326A (en) | Semiconductor device | |
KR100614796B1 (en) | Method for aligning a wafer | |
JPS63168813A (en) | Production of electronic parts | |
JPH09283412A (en) | Method for correcting superposition measurement error | |
JPH10185541A (en) | Method for measuring accuracy of arrangement, photomask and semiconductor device | |
TW388967B (en) | Semiconductor device | |
JPH085826Y2 (en) | IC card module substrate | |
JP2002184819A (en) | Wafer-testing device and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051226 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070906 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070911 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070924 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101012 Year of fee payment: 3 |
|
LAPS | Cancellation because of no payment of annual fees |