JP4008776B2 - 出力ドライバ回路の出力インピーダンスを可変に調整する方法 - Google Patents

出力ドライバ回路の出力インピーダンスを可変に調整する方法 Download PDF

Info

Publication number
JP4008776B2
JP4008776B2 JP2002218315A JP2002218315A JP4008776B2 JP 4008776 B2 JP4008776 B2 JP 4008776B2 JP 2002218315 A JP2002218315 A JP 2002218315A JP 2002218315 A JP2002218315 A JP 2002218315A JP 4008776 B2 JP4008776 B2 JP 4008776B2
Authority
JP
Japan
Prior art keywords
resistive devices
node
output
impedance
resistive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2002218315A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003069416A5 (enExample
JP2003069416A (ja
Inventor
ガイ・ハーラン・ハンフリー
Original Assignee
アバゴ・テクノロジーズ・ジェネラル・アイピー（シンガポール）プライベート・リミテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by アバゴ・テクノロジーズ・ジェネラル・アイピー（シンガポール）プライベート・リミテッド filed Critical アバゴ・テクノロジーズ・ジェネラル・アイピー（シンガポール）プライベート・リミテッド
Publication of JP2003069416A publication Critical patent/JP2003069416A/ja
Publication of JP2003069416A5 publication Critical patent/JP2003069416A5/ja
Application granted granted Critical
Publication of JP4008776B2 publication Critical patent/JP4008776B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/14—Conversion to or from non-weighted codes
    • H03M7/16—Conversion to or from unit-distance codes, e.g. Gray code, reflected binary code
    • H03M7/165—Conversion to or from thermometric code
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00384—Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/02—Conversion to or from weighted codes, i.e. the weight given to a digit depending on the position of the digit within the block or code word

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
JP2002218315A 2001-08-02 2002-07-26 出力ドライバ回路の出力インピーダンスを可変に調整する方法 Expired - Fee Related JP4008776B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/921,025 2001-08-02
US09/921,025 US6509757B1 (en) 2001-08-02 2001-08-02 Binary weighted thermometer code for PVT controlled output drivers

Publications (3)

Publication Number Publication Date
JP2003069416A JP2003069416A (ja) 2003-03-07
JP2003069416A5 JP2003069416A5 (enExample) 2005-10-27
JP4008776B2 true JP4008776B2 (ja) 2007-11-14

Family

ID=25444798

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002218315A Expired - Fee Related JP4008776B2 (ja) 2001-08-02 2002-07-26 出力ドライバ回路の出力インピーダンスを可変に調整する方法

Country Status (3)

Country Link
US (1) US6509757B1 (enExample)
JP (1) JP4008776B2 (enExample)
SG (1) SG114531A1 (enExample)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6864706B1 (en) * 2000-07-20 2005-03-08 Silicon Graphics, Inc. GTL+Driver
US6636821B2 (en) * 2001-07-03 2003-10-21 International Business Machines Corporation Output driver impedance calibration circuit
US7057415B2 (en) * 2003-12-10 2006-06-06 Hewlett-Packard Development Company, L.P. Output buffer compensation control
US7005886B2 (en) * 2004-04-30 2006-02-28 Agilent Technologies, Inc. Tristateable CMOS driver with controlled slew rate for integrated circuit I/O pads
US7088129B2 (en) * 2004-04-30 2006-08-08 Avago Technologies General Ip (Singapore) Pte. Ltd. Hybrid binary/thermometer code for controlled-voltage integrated circuit output drivers
US7157932B2 (en) * 2004-11-30 2007-01-02 Agere Systems Inc. Adjusting settings of an I/O circuit for process, voltage, and/or temperature variations
US7327167B2 (en) * 2005-04-28 2008-02-05 Silicon Graphics, Inc. Anticipatory programmable interface pre-driver
US7389194B2 (en) 2005-07-06 2008-06-17 Rambus Inc. Driver calibration methods and circuits
US20070024317A1 (en) * 2005-07-29 2007-02-01 Hansen James E Apparatus for obtaining precision integrated resistors
KR100681881B1 (ko) * 2006-04-06 2007-02-15 주식회사 하이닉스반도체 반도체 메모리의 온 다이 터미네이션 장치 및 방법
US7417452B1 (en) * 2006-08-05 2008-08-26 Altera Corporation Techniques for providing adjustable on-chip termination impedance
JP5151145B2 (ja) * 2006-12-26 2013-02-27 ソニー株式会社 スイッチ回路、可変コンデンサ回路およびそのｉｃ
US7551020B2 (en) * 2007-05-31 2009-06-23 Agere Systems Inc. Enhanced output impedance compensation
TW200910373A (en) 2007-06-08 2009-03-01 Mosaid Technologies Inc Dynamic impedance control for input/output buffers
US7586325B1 (en) * 2007-12-03 2009-09-08 Lattice Semiconductor Corporation Integrated circuit having independent voltage and process/temperature control
US8390320B2 (en) * 2011-03-10 2013-03-05 Infineon Technologies Ag Dynamic pad hardware control
FR2988239A1 (fr) * 2012-03-16 2013-09-20 Converteam Technology Ltd Procede de compensation des tolerances de fabrication d'au moins un parametre electrique d'un transistor de puissance et systeme associe
US8957715B2 (en) * 2012-10-17 2015-02-17 Allegro Microsystems, Llc Output driver having improved electromagnetic compatibility (EMC) and associated methods
US9276780B2 (en) * 2013-03-05 2016-03-01 Lattice Semiconductor Corporation Calibration of single-ended high-speed interfaces
US9928194B2 (en) 2015-11-30 2018-03-27 Allegro Microsystems, Llc Non-linear transmit biasing for a serial bus transmitter
US9621140B1 (en) 2016-01-15 2017-04-11 Allegro Microsystems, Llc Electronic circuit for driving an output current signal and method of driving the output current signal from the electronic circuit to achieve an altered transition of the output current signal
CN113325639B (zh) * 2021-05-27 2022-07-12 Tcl华星光电技术有限公司 Goa电路及显示装置
US12289807B2 (en) * 2022-05-17 2025-04-29 Diodes Incorporated LED color and brightness control apparatus and method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5955894A (en) * 1997-06-25 1999-09-21 Sun Microsystems, Inc. Method for controlling the impedance of a driver circuit
US6118310A (en) 1998-11-04 2000-09-12 Agilent Technologies Digitally controlled output driver and method for impedance matching
US6326802B1 (en) * 1999-09-30 2001-12-04 Intel Corporation On-die adaptive arrangements for continuous process, voltage and temperature compensation

Also Published As

Publication number Publication date
US6509757B1 (en) 2003-01-21
JP2003069416A (ja) 2003-03-07
SG114531A1 (en) 2005-09-28

Similar Documents

Publication Publication Date Title
JP4008776B2 (ja) 出力ドライバ回路の出力インピーダンスを可変に調整する方法
JP4127743B2 (ja) ドライバ回路の出力インピーダンス校正回路
US6118310A (en) Digitally controlled output driver and method for impedance matching
US6084434A (en) Adjustable output driver circuit
US6133749A (en) Variable impedance output driver circuit using analog biases to match driver output impedance to load input impedance
US6593795B2 (en) Level adjustment circuit and data output circuit thereof
KR100431651B1 (ko) 온칩 종단 회로
US9300291B2 (en) Dynamic impedance control for input/output buffers
US9391612B2 (en) Output circuit for semiconductor device, semiconductor device having output circuit, and method of adjusting characteristics of output circuit
JP5053656B2 (ja) 半導体記憶装置のデータ出力ドライブ回路
US20110084725A1 (en) High speed multiple memory interface i/o cell
US10063232B1 (en) Digitally controlled impedance calibration for a driver using an on-die reference resistor
US7573289B2 (en) Impedance matching circuit and semiconductor memory device with the same
US6184703B1 (en) Method and circuit for reducing output ground and power bounce noise
US7400272B2 (en) Hybrid binary/thermometer code for controlled-voltage integrated circuit output drivers
US6268750B1 (en) Flattened resistance response for an electrical output driver
Esch et al. Design of CMOS IO drivers with less sensitivity to process, voltage, and temperature variations
US6864706B1 (en) GTL+Driver
KR20110131368A (ko) 반도체 장치
US10985757B2 (en) Dynamic impedance control for input/output buffers
US20020135406A1 (en) Controlled impedance driver receiving a combination binary and thermometer code
Esch et al. Near-linear CMOS I/O driver with less sensitivity to process, voltage, and temperature variations
PARVEZ et al. Design and Implementation of Output Buffer in a 14nm CMOS
JP2000049251A (ja) 半導体装置及びその制御方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050719

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050719

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20060629

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20060913

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061129

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070717

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070828

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070830

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100907

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees