JP3911563B2 - Superconducting integrated circuit - Google Patents

Superconducting integrated circuit Download PDF

Info

Publication number
JP3911563B2
JP3911563B2 JP2002340608A JP2002340608A JP3911563B2 JP 3911563 B2 JP3911563 B2 JP 3911563B2 JP 2002340608 A JP2002340608 A JP 2002340608A JP 2002340608 A JP2002340608 A JP 2002340608A JP 3911563 B2 JP3911563 B2 JP 3911563B2
Authority
JP
Japan
Prior art keywords
power supply
josephson
regulator
current
junction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2002340608A
Other languages
Japanese (ja)
Other versions
JP2004179729A (en
Inventor
博 仲川
昌宏 青柳
和彦 所
克弥 菊地
進 高田
広昭 明連
智主 大川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
National Institute of Advanced Industrial Science and Technology AIST
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Institute of Advanced Industrial Science and Technology AIST filed Critical National Institute of Advanced Industrial Science and Technology AIST
Priority to JP2002340608A priority Critical patent/JP3911563B2/en
Publication of JP2004179729A publication Critical patent/JP2004179729A/en
Application granted granted Critical
Publication of JP3911563B2 publication Critical patent/JP3911563B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Superconductor Devices And Manufacturing Methods Thereof (AREA)
  • Control Of Electrical Variables (AREA)
  • Logic Circuits (AREA)

Description

【0001】
【発明の属する技術分野】
本発明はジョセフソン接合素子を用いた超伝導集積回路を駆動する多相脈流電源レギュレータの改良及び超伝導集積回路との組み合わせ構造に関する。
【0002】
【従来の技術】
ジョセフソン集積回路に用いられる論理素子の一つにジョセフソン接合素子を用いたラッチング型素子がある。ラッチング型素子が構成する最も簡単な回路は図1(a)に示す論理スイッチ回路である。ラッチング型素子は一度スイッチするとその状態を保持する性質を持ち、このラッチ状態をリセットするためにクロック毎に電源を切る交流電源で論理スイッチ回路を駆動する必要がある。
【0003】
ジョセフソン素子は図1(b)に示すような非線形な電流−電圧特性をもっており、この定電圧(Vg)特性を応用してラッチング型ジョセフソン論理ゲートに定電圧を供給する定電圧源を構成できる。また、ラッチング型ジョセフソン論理ゲートのスイッチ状態をリセットする電源として、一般に交流電源が使用されている。
【0004】
スイッチ動作のクロックは交流電源から作られるので、スイッチ速度の高速に対応して交流電源の周波数は高くなり、交流電源の極性反転時間が短くなる。そうすると、パンチスルーの生起確率が高くなる。ラッチング型回路はスイッチ速度がピコ秒以下で消費電力がきわめて小さい(半導体の1/1000程度)特徴を持つことから高性能論理集積回路への応用が期待されている。本発明者らは多相脈流電源でジョセフソン論理回路を駆動することにより、通常の単相交流電源で生じるパンチスルー誤動作スイッチの生起確率を低減した(特許文献1参照)。
【0005】
【特許文献1】
特許第1602802号公報
【0006】
図2は、多相脈流電源のなかで、もっとも相数が少なく、動作が簡単になる2相脈流電源の波形を示す。図2では、180度の位相差を持つ2つの直流バイアスされた2相正弦交流波Pi1,Pi2が交流電源から生成される。これらの直流バイアスされた交流波をクリップして脈流波Po1,Po2を得ている。クリップする方法として、直流バイアスされた2相正弦交流波をジョセフソントンネル接合に注入し、ジョセフソン接合のI−V特性に現れる定電圧領域を利用している。
【0007】
1相の脈流電源により駆動される論理セルの出力を他相の脈流電源により駆動される論理ゲートに入力するために、両相脈流電源には重なる期間Tcが必要である。このため、2相脈流波形はデューティ比が50%以上とし、これを得るためにはジョセフソン臨界電流によるクリップレベルを電源Pi1,Pi2(供給電源ピーク電流)の0.5以下にする必要がある。
【0008】
図3は、図2のような脈流波形Poを出力する脈流電源として複数のジョセフソン接合Jを使用したジョセフソンレギュレータ回路を示す。図中、Rはレギュレータ回路の直流バイアス正弦交流電源の接続端子を表す。この回路では、超伝導状態で抵抗がゼロなので、直流バイアスされた交流電源電流Ipがn段(通常n=2〜4段)の直列ジョセフソン接合素子Jに全て流入する。レギュレータ電流Irがジョセフソン接合素子Jの臨界電流以上になると、これらの素子をスイッチさせ、その結果、ジョセフソン接合素子のI−V特性における定電圧(Vg×n)領域への転移によりクリップされた脈流電圧Poが発生し、電源抵抗Rp2を通じて各論理ゲートGのゲート電流Igの和である負荷電流Ilが供給される。
【0009】
図4は、図3のレギュレータ回路の出力を説明する図である。図4(a)はレギュレータ回路1個のジョセフソン接合素子のI−V特性を、(b)は脈流電源電流出力波形Pi(Ip)とレギュレータ電圧波形Poを示し、図中の数字は時間の経過を示す数字である。レギュレータ動作範囲は、直流バイアス交流電源の電流Ipがジョセフソン接合素子のジョセフソン臨界電流値(IJc)を超えた時間(図中の1)から始まり、交流電流の立ち下がりでレギュレータ出力電圧が電圧Vg×n以下になる(図中の4)と終了する。
【0010】
【発明の解決しようとする課題】
図3のレギュレータ回路は、次のような課題がある。1)接合のジョセフソン臨界電流値が抑制されないので、脈流電源のデューティ比を大きくすることが困難である。2)電圧レギュレータ用ジョセフソン接合素子のジョセフソン電流値と、これに接続される論理ゲートの数(実際には数種のゲートが用いられるので、接続されたゲートの消費電流)とを対応させる必要があり、ゲート数を設計時に決められるので、集積回路の設計時に大きな制限となる。3)論理ゲートが接続されている電源ラインに供給される電源波形が正弦波ではないので、レギュレータとゲートの距離が長くなると電源ラインのなかで反射、電圧降下などが生じて、各論理ゲートに正確な電源供給ができなくなる。4)電源ラインを通じた各論理ゲートに発生するスイッチノイズのクロストークを低減するために各論理ゲートの電源抵抗Rp2を大きくする必要が生じ、その結果、電源電圧が高くなり、消費電力の増大を招くなどの課題があった。
【0011】
ジョセフソン集積回路は、広いエネルギー範囲の電磁波や粒子線の極低温検出器などから出力される微少信号を極低温環境の中でデータ処理する分野において用いられる。これにより、本発明は、原理的に極低温では性能劣化を生じる、あるいは熱発生により極低温環境では使用が制限されている半導体集積回路に代えて、超伝導を応用したジョセフソン集積回路の高速信号処理技術に資するものである。
【0012】
【課題を解決するための手段】
上記課題を達成するために、本発明はジョセフソン接合素子を用いた集積回路に使用される多相脈流電源のレギュレータに複数接合の超伝導量子干渉素子(SQUID,Superconducting Quantum Interference Device)を用い、複数接合超伝導量子干渉素子に接続された交流電源電流それ自身により干渉素子に外部磁場を印加するように注入するか、若しくは非対称に電流を注入するかの少なくともいずれかにより干渉素子のジョセフソン臨界電流値を等価的に下げることを特徴とする。これにより、電源電圧のデューティ比を大きくし、高速スイッチにおいても多相電源系の論理ゲート間の信号転送時間を確保できるようにしたレギュレータが可能となる。
【0013】
又、他の発明は、多相脈流電源の超伝導量子干渉素子型レギュレータを各論理セル構造に組み込み、論理セルに定電圧を供給する超伝導集積回路を提供する。さらに、別の発明は、複数接合超伝導量子干渉素子型レギュレータを組み込んだ論理セル構造の複数接合超伝導量子干渉素子に多相脈流電源のいずれか1つの相電圧を供給する集積回路を提供する。
【0014】
【発明の実施の形態】
図5は本発明の基本構成を示す。図中、Ipは直流バイアスされた正弦波交流電源電流、Irはレギュレータに流れる電流、Rp1は電源抵抗、SQUIDは複数接合量子干渉素子を表す。直流バイアス交流電源電流Ipは電源抵抗rp1を通じてSQUID、論理ゲートGに接続され、SQUIDの電圧がレギュレータの出力となる。なお、本明細書及び図面で同じ符号を付した構成は同じものなので、説明を省略する。
【0015】
SQUID内のジョセフソン接合素子は図3のレギュレータのジョセフソン素子と同じように機能する。ここで、SQUIDは、レギュレータ動作においてデューティ比を制限するジョセフソン接合素子のジョセフソン臨界電流値(IJc)を抑制して、低い臨界電流値でジョセフソン素子を定電圧状態にさせるものである。ただし、1接合量子干渉素子はその素子間に電圧を発生しないので、2接合以上の複数接合のSQUIDを使用する。
【0016】
図6は、本発明のレギュレータ回路例1で、(a)は使用されるSQUIDの等価回路を示す。図中、J1,J2はジョセフソン接合素子、インダクタンスL1,L2はIr自身によってSQUIDに印加される外部磁場発生の磁気結合を等価回路的に表している。インダクタンスL1、2つのジョセフソン接合素子J1,J2およびインダクタンスL2は超伝導で接続され、量子干渉ループを形成する。電流注入線は量子干渉ループに対称に接続される。
【0017】
接続端子Rより直流バイアスされた正弦交流電源電流は、インダクタンスL2の中点に接続端子RからSQUIDループに流れる。この注入電流によりインダクタンスL1,L2を介してSQUIDに磁場Φが印加される。
【0018】
良く知られているように、SQUIDループに外部より磁場Φを印加するとSQUIDループの超伝導ジョセフソン臨界電流値を下げることができる。このSQUID回路の閾値特性を図(b)に示す。同図の縦軸はIr、横軸はL1からSQUIDループに外部より印加される磁場Φである。同図でハッチングした領域ではSQIDループが超伝導状態を保つことができず、ジョセフソン接合素子J1,J2が共に抵抗状態にあり、白抜きの領域では両接合素子が超伝導状態にあることを意味する。図6(b)より、外部磁界を印加することで超伝導ジョセフソン臨界電流がIJc1に下がることがわかる。
【0019】
図7は、本発明のレギュレータに使用するSQUID回路のジョセフソン接合素子の動作を説明する図である。上記のようにジョセフソン臨界電流IJcが、外部磁界の印加により、例えば図7(a)のようにIJc1に抑制される。その結果、ジョセフソン接合は、小さい電流値で(図7(a),(b)中の2)でジョセフソン接合の電圧は定電圧領域に転移し、脈流電源電圧Poのデューティ比(T2)は増加し、多相脈流電源レギュレータのデューティ比を大きくして動作マージンを確保することが可能となる。
【0020】
図8は本発明のレギュレータ回路例2で、(a)は使用するSQUIDの等価回路を示す。レギュレータ回路例2は外部磁界印加に加え、SQUID回路の接合素子およびインダクタンスに対して非対称な点、ジョセフソン接合素子J1とインダクタンスL2との間に電流を注入する点で、図6(a)のレギュレータ回路例1と相違する。
【0021】
流入したレギュレータ電流IrはSQUIDループのジョセフソン接合素子J1とインダクタンスL2との接続点からSQUIDループに供給されるためにジョセフソン接合素子J1,J2が超伝導状態にあるときにはジョセフソン接合素子J1に接合素子J2より大きな電流が流れる。この電流非対称注入は等価的に干渉素子のジョセフソン臨界電流を下げる。
【0022】
このSQUID回路の閾値特性を図8(b)に示す。(b)は周期的に変化する超伝導状態の領域が傾き、外部磁界Φが0のときにSQUIDループ注入電流が最大値より小さくなっているのはSQUIDループへの電流注入が図8(a)の回路で示されるようにジョセフソン接合素子J1,J2に非対称に行われているためである。図8(a)のSQUID回路はこの非対称効果と外部磁場印加の効果が重畳されるため、図(b)中でIrと矢印で示される動作線に従うため、さらにジョセフソン臨界電流を下げることができる。これにより、多相脈流電源レギュレータのデューティ比をより大きくして動作マージンを確保することが可能となる。
【0023】
図9(a)はレギュレータ回路例3で、注入電流Irにより発生する外部磁界の印加と注入電流Irの非対称注入によりジョセフソン臨界電流を抑制する3接合SQUID回路を示す。(b)はレギュレータ回路例4で、電流の非対称注入によりジョセフソン臨界電流を抑制する4接合SQUID回路を示す。いずれの回路においても、直流バイアス交流電源電流Ipに対する応答特性においてジョセフソン臨界電流値は並列に接続されているジョセフソン接合するそれぞれのブランチのジョセフソン臨界電流値の和よりも小さくなる。
なお、1接合SQUID回路はジョセフソン接合素子間に電圧が生起できないので本発明のレギュレータに使用できない。
【0024】
図10は、本発明の有効性を利用した回路構成例を示す。2接合SQUIDを使用したレギュレータ回路(SQUID)、電源抵抗Rp1,Rp2と論理ゲートとを一つの論理セルに形成して、脈流電圧を各論理ゲート毎に得るようにしたものである。このとき同図で示されている論理ゲートGは論理ORや論理AND、論理否定などの論理機能を複数のジョセフソン接合素子で構成している。電源抵抗Rp1,Rp2、複数接合SQUIDのレギュレータ回路を各論理セルに設けることにより、論理セルは個別化でき、また、論理ゲートへの電圧降下、ノイズのクロストークの抑制等の効果を有する。
【0025】
図11は、図10のような論理セルをP1とP2の2相の直流バイアス交流電源Pi1,Pi2と各論理セルの電源回路に接続する電源バスを配置して、各論理ゲートの入出力信号線を異なる相の電源で駆動される論理セル内の論理ゲートに順次接続した2相脈流電源系集積回路例を示す。図中、C1(p1)はP1相の直流バイアス交流電源に接続された論理セルC1、C2(p2)はP2相の直流バイアス交流電源に接続された論理セルC2を表す。この構成により、電源電圧の降下、ノイズのクロストークがなくなるので、論理回路を適宜追加設計できる等の効果を有する。図11は2相脈流電源系を使用した集積回路であるが、これを多相電源系で設計することも可能である。
【0026】
【発明の効果】
本発明では、ジョセフソンゲートとSQUIDによるレギュレータ条件を個別に設計することができ、レギュレータと論理ゲートとを集積回路にしたときのゲート個数をパラメータから除外できるので、大規模なジョセフソン集積回路の設計が容易になる。また、電源ラインには直流バイアスされた交流正弦波形の電流が供給されるため、電源ラインの周波数特性は高調波を含むことが無くなり、設計が容易となるだけでなく安定かつ高速化が可能になる。
【0027】
また、レギュレータと論理ゲートとを集積回路にしたとき、電源抵抗Rp1によりレギュレータ動作が各ゲート単位に個別化されることで、電源ラインを通じた論理ゲートのスイッチに伴うクロストークは複数接合SQUIDレギュレータにより阻止される。この結果、論理ゲートに供給される脈流電源電圧を低減できる。従来、この種の電源では電源電圧11.2mVで動作電圧が約1mVが用いられていたが、本発明では電源電圧2.8mVで動作電圧約1mVを得ている。
【図面の簡単な説明】
【図1】(a)はジョセフソンラッチング論理回路の基本構成図で、(b)はジョセフソン接合素子の電流−電圧特性を示す図である。
【図2】(a)は2相電源の直流バイアス正弦交流電源波形、(b)はジョセフソン接合特性を利用した2相定電圧脈流電圧波形を示す図である。
【図3】従来のジョセフソンレギュレータ回路を示す図である。
【図4】図3の脈流電源レギュレータの脈流電圧生成を説明する図である。
【図5】本発明の基本構成を示す図である。
【図6】実施例のレギュレータ回路例1を示す図である。
【図7】本発明による脈流電圧生成を説明する図である。
【図8】実施例のレギュレータ回路例2を示す図である。
【図9】実施例のレギュレータ回路例3、4を示す図である。
【図10】本発明の論理セルを説明する図である。
【図11】本発明の論理セルを用いて構成する2相脈流電源系ジョセフソン集積回路の概念図を示す。
【符号の説明】
J,J1,J2 ジョセフソン接合素子
SQUID 複数接合超伝導干渉素子
IJ,IJ1,IJ2c ジョセフソン接合電流
IJc,IJ1c,IJ2c ジョセフソン臨界電流
Pi 直流バイアスされた正弦交流電源波形
Po 脈流電源波形
Ip 直流バイアスされた正弦交流電源電流
Ir レギュレータ電流
Φ SQUIDに印加される外部磁界
G 論理ゲート
C 論理セル
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to an improvement of a multiphase pulsating power supply regulator for driving a superconducting integrated circuit using a Josephson junction element and a combination structure with the superconducting integrated circuit.
[0002]
[Prior art]
One of the logic elements used in the Josephson integrated circuit is a latching type element using a Josephson junction element. The simplest circuit formed by the latching type element is the logic switch circuit shown in FIG. The latching type element has a property of holding the state once switched, and it is necessary to drive the logic switch circuit with an AC power source that turns off the power every clock in order to reset the latched state.
[0003]
The Josephson element has a non-linear current-voltage characteristic as shown in FIG. 1B, and a constant voltage source for supplying a constant voltage to the latching-type Josephson logic gate is constructed by applying this constant voltage (Vg) characteristic. it can. In general, an AC power supply is used as a power supply for resetting the switch state of the latching type Josephson logic gate.
[0004]
Since the clock for the switch operation is generated from the AC power supply, the frequency of the AC power supply increases corresponding to the high switching speed, and the polarity inversion time of the AC power supply decreases. Then, the probability of occurrence of punch through increases. Latching type circuits are expected to be applied to high-performance logic integrated circuits because they have the characteristics that the switch speed is less than picoseconds and the power consumption is extremely small (about 1/1000 of that of semiconductors). The present inventors reduced the probability of occurrence of a punch-through malfunction switch that occurs in a normal single-phase AC power supply by driving the Josephson logic circuit with a multiphase pulsating power supply (see Patent Document 1).
[0005]
[Patent Document 1]
Japanese Patent No. 1602802 [0006]
FIG. 2 shows a waveform of a two-phase pulsating flow power source that has the smallest number of phases and can be operated easily among the multi-phase pulsating flow power sources. In FIG. 2, two DC-biased two-phase sine AC waves Pi1 and Pi2 having a phase difference of 180 degrees are generated from an AC power source. These DC-biased AC waves are clipped to obtain pulsating waves Po1 and Po2. As a clipping method, a DC biased two-phase sine AC wave is injected into a Josephson tunnel junction, and a constant voltage region appearing in the IV characteristics of the Josephson junction is used.
[0007]
In order to input the output of the logic cell driven by the one-phase pulsating power supply to the logic gate driven by the other-phase pulsating power supply, the two-phase pulsating power supply requires an overlapping period Tc. For this reason, the two-phase pulsating waveform has a duty ratio of 50% or more, and in order to obtain this, the clip level by the Josephson critical current must be 0.5 or less of the power supply Pi1, Pi2 (supply power supply peak current). is there.
[0008]
FIG. 3 shows a Josephson regulator circuit using a plurality of Josephson junctions J as a pulsating flow power source that outputs a pulsating flow waveform Po as shown in FIG. In the figure, R represents a connection terminal of a DC bias sine AC power supply of the regulator circuit. In this circuit, since the resistance is zero in the superconducting state, the DC biased AC power supply current Ip flows all into the n-stage (usually n = 2 to 4 stages) series Josephson junction element J. When the regulator current Ir exceeds the critical current of the Josephson junction device J, these devices are switched, and as a result, they are clipped by the transition to the constant voltage (Vg × n) region in the IV characteristics of the Josephson junction device. A pulsating voltage Po is generated, and a load current Il that is the sum of the gate currents Ig of the respective logic gates G is supplied through the power supply resistor Rp2.
[0009]
FIG. 4 is a diagram for explaining the output of the regulator circuit of FIG. 4A shows the IV characteristics of a Josephson junction element of one regulator circuit, FIG. 4B shows the pulsating power supply current output waveform Pi (Ip) and the regulator voltage waveform Po. The numbers in the figure are time. It is a number indicating the progress of. The regulator operating range starts from the time (1 in the figure) when the current Ip of the DC bias AC power supply exceeds the Josephson critical current value (IJc) of the Josephson junction element, and the regulator output voltage becomes voltage at the fall of the AC current. When Vg × n or less (4 in the figure), the process ends.
[0010]
[Problem to be Solved by the Invention]
The regulator circuit of FIG. 3 has the following problems. 1) Since the Josephson critical current value of the junction is not suppressed, it is difficult to increase the duty ratio of the pulsating power supply. 2) The Josephson current value of the Josephson junction element for the voltage regulator is made to correspond to the number of logic gates connected thereto (actually the consumption current of the connected gates because several gates are used). It is necessary and the number of gates can be determined at the time of design, which is a great limitation when designing an integrated circuit. 3) Since the power supply waveform supplied to the power supply line to which the logic gate is connected is not a sine wave, if the distance between the regulator and the gate becomes longer, reflection, voltage drop, etc. occur in the power supply line, and each logic gate Accurate power supply cannot be performed. 4) It is necessary to increase the power supply resistance Rp2 of each logic gate in order to reduce the crosstalk of the switch noise generated in each logic gate through the power supply line. As a result, the power supply voltage increases and the power consumption increases. There were issues such as inviting.
[0011]
Josephson integrated circuits are used in the field of processing data in a very low temperature environment such as electromagnetic waves in a wide energy range, or a very small signal output from a cryogenic detector for particle beams. As a result, the present invention provides a high-speed Josephson integrated circuit that uses superconductivity instead of a semiconductor integrated circuit that in principle deteriorates performance at extremely low temperatures or is restricted in use in extremely low temperature environments due to heat generation. Contributes to signal processing technology.
[0012]
[Means for Solving the Problems]
To achieve the above object, the present invention uses a multi-junction superconducting quantum interference device (SQUID) as a regulator of a multiphase pulsating current power source used in an integrated circuit using a Josephson junction device. The Josephson of the interference element by at least one of injecting an external magnetic field to be applied to the interference element by an AC power supply current itself connected to the multi-junction superconducting quantum interference element or asymmetrically injecting a current The critical current value is equivalently lowered. This makes it possible to provide a regulator that can increase the duty ratio of the power supply voltage and secure the signal transfer time between the logic gates of the multiphase power supply system even in the high-speed switch.
[0013]
Another invention provides a superconducting integrated circuit that incorporates a superconducting quantum interference device type regulator of a multiphase pulsating current power supply in each logic cell structure and supplies a constant voltage to the logic cell. Furthermore, another invention provides an integrated circuit that supplies a phase voltage of any one of multiphase pulsating current power supplies to a multi-junction superconducting quantum interference device having a logic cell structure incorporating a multi-junction superconducting quantum interference device type regulator. To do.
[0014]
DETAILED DESCRIPTION OF THE INVENTION
FIG. 5 shows the basic configuration of the present invention. In the figure, Ip is a DC biased sinusoidal AC power supply current, Ir is a current flowing through the regulator, Rp1 is a power supply resistance, and SQUID is a multi-junction quantum interference device. The DC bias AC power supply current Ip is connected to the SQUID and the logic gate G through the power supply resistor rp1, and the voltage of the SQUID becomes the output of the regulator. In addition, since the structure which attached | subjected the same code | symbol in this specification and drawing is the same, description is abbreviate | omitted.
[0015]
The Josephson junction element in the SQUID functions in the same way as the Josephson element of the regulator of FIG. Here, the SQUID suppresses the Josephson critical current value (IJc) of the Josephson junction element that limits the duty ratio in the regulator operation, and causes the Josephson element to be in a constant voltage state with a low critical current value. However, since a single-junction quantum interference device does not generate a voltage between the devices, a multi-junction SQUID of two or more junctions is used.
[0016]
FIG. 6 is a regulator circuit example 1 according to the present invention, and FIG. 6A shows an equivalent circuit of the SQUID used. In the figure, J1 and J2 represent Josephson junction elements, and inductances L1 and L2 represent magnetic coupling of external magnetic field generation applied to the SQUID by Ir itself in an equivalent circuit. The inductance L1, the two Josephson junction elements J1 and J2, and the inductance L2 are connected by superconductivity to form a quantum interference loop. The current injection line is connected symmetrically to the quantum interference loop.
[0017]
The sine AC power supply current that is DC biased from the connection terminal R flows from the connection terminal R to the SQUID loop at the midpoint of the inductance L2. With this injected current, a magnetic field Φ is applied to the SQUID via the inductances L1 and L2.
[0018]
As is well known, when a magnetic field Φ is applied to the SQUID loop from the outside, the superconducting Josephson critical current value of the SQUID loop can be lowered. The threshold characteristic of this SQUID circuit is shown in FIG. In the drawing, the vertical axis represents Ir, and the horizontal axis represents the magnetic field Φ applied from the outside to the SQUID loop from L1. In the hatched area in the figure, the SQID loop cannot maintain the superconducting state, the Josephson junction elements J1 and J2 are both in the resistance state, and in the open area, both junction elements are in the superconducting state. means. FIG. 6B shows that the superconducting Josephson critical current decreases to IJc1 by applying an external magnetic field.
[0019]
FIG. 7 is a diagram for explaining the operation of the Josephson junction element of the SQUID circuit used in the regulator of the present invention. As described above, the Josephson critical current IJc is suppressed to IJc1, for example, as shown in FIG. As a result, the Josephson junction has a small current value (2 in FIGS. 7A and 7B), the voltage of the Josephson junction is transferred to the constant voltage region, and the duty ratio (T2) of the pulsating power supply voltage Po. ) Increases, and it becomes possible to increase the duty ratio of the multiphase pulsating flow power supply regulator to ensure an operation margin.
[0020]
FIG. 8 shows a regulator circuit example 2 of the present invention. FIG. 8A shows an equivalent circuit of the SQUID to be used. In the regulator circuit example 2, in addition to the application of an external magnetic field, the current is injected between the Josephson junction element J1 and the inductance L2 in that the current is injected between the junction element and the inductance of the SQUID circuit. This is different from the regulator circuit example 1.
[0021]
The inflowing regulator current Ir is supplied to the SQUID loop from the connection point between the Josephson junction element J1 of the SQUID loop and the inductance L2, and therefore when the Josephson junction elements J1 and J2 are in the superconductive state, A larger current flows than the junction element J2. This current asymmetric injection equivalently lowers the Josephson critical current of the interference element.
[0022]
The threshold characteristic of this SQUID circuit is shown in FIG. (B) shows that the region of the superconducting state that changes periodically is inclined, and when the external magnetic field Φ is 0, the SQUID loop injection current is smaller than the maximum value because current injection into the SQUID loop is shown in FIG. This is because the Josephson junction elements J1 and J2 are asymmetrical as shown in the circuit of FIG. In the SQUID circuit of FIG. 8 (a), this asymmetric effect and the effect of external magnetic field application are superimposed. Therefore, in order to follow the operation line indicated by Ir and the arrow in FIG. 8 (b), the Josephson critical current can be further lowered. it can. As a result, the duty ratio of the multiphase pulsating flow power supply regulator can be increased to ensure an operation margin.
[0023]
FIG. 9A is a regulator circuit example 3 showing a three-junction SQUID circuit that suppresses the Josephson critical current by applying an external magnetic field generated by the injection current Ir and asymmetric injection of the injection current Ir. (B) is a regulator circuit example 4 showing a 4-junction SQUID circuit that suppresses the Josephson critical current by asymmetric injection of current. In any circuit, the Josephson critical current value in the response characteristic to the DC bias AC power supply current Ip is smaller than the sum of the Josephson critical current values of the branches connected in parallel in the Josephson junction.
The 1-junction SQUID circuit cannot be used in the regulator of the present invention because a voltage cannot be generated between the Josephson junction elements.
[0024]
FIG. 10 shows a circuit configuration example using the effectiveness of the present invention. A regulator circuit (SQUID) using a 2-junction SQUID, power supply resistors Rp1 and Rp2, and a logic gate are formed in one logic cell, and a pulsating voltage is obtained for each logic gate. At this time, the logic gate G shown in the figure has a logic function such as a logical OR, a logical AND, and a logical negation constituted by a plurality of Josephson junction elements. By providing each logic cell with the power supply resistors Rp1 and Rp2 and the regulator circuit of the multi-junction SQUID, each logic cell can be individualized, and has effects such as voltage drop to the logic gate and suppression of noise crosstalk.
[0025]
FIG. 11 shows a power supply bus for connecting the logic cell as shown in FIG. 10 to the two-phase DC bias AC power supplies Pi1 and Pi2 of P1 and P2 and the power supply circuit of each logic cell, and input / output signals of each logic gate. An example of a two-phase pulsating power supply system integrated circuit in which lines are sequentially connected to logic gates in logic cells driven by different phase power supplies is shown. In the figure, C1 (p1) represents a logic cell C1 connected to a P1 phase DC bias AC power supply, and C2 (p2) represents a logic cell C2 connected to a P2 phase DC bias AC power supply. With this configuration, power supply voltage drop and noise crosstalk are eliminated, so that the logic circuit can be additionally designed as appropriate. FIG. 11 shows an integrated circuit using a two-phase pulsating power supply system, but it is also possible to design this with a multiphase power supply system.
[0026]
【The invention's effect】
In the present invention, the regulator conditions based on the Josephson gate and the SQUID can be individually designed, and the number of gates when the regulator and the logic gate are integrated circuits can be excluded from the parameters. Design becomes easy. In addition, since the power supply line is supplied with a DC-biased AC sinusoidal current, the frequency characteristics of the power supply line do not include harmonics, which not only facilitates design but also enables stability and speedup. Become.
[0027]
Further, when the regulator and the logic gate are integrated, the regulator operation is individualized for each gate by the power supply resistor Rp1, so that the crosstalk accompanying the switch of the logic gate through the power supply line is caused by the multi-junction SQUID regulator. Be blocked. As a result, the pulsating power supply voltage supplied to the logic gate can be reduced. Conventionally, in this type of power supply, a power supply voltage of 11.2 mV and an operating voltage of about 1 mV are used. However, in the present invention, an operating voltage of about 1 mV is obtained with a power supply voltage of 2.8 mV.
[Brief description of the drawings]
1A is a basic configuration diagram of a Josephson latching logic circuit, and FIG. 1B is a diagram showing current-voltage characteristics of a Josephson junction element;
2A is a diagram showing a DC bias sine AC power supply waveform of a two-phase power supply, and FIG. 2B is a diagram showing a two-phase constant voltage pulsating voltage waveform using Josephson junction characteristics;
FIG. 3 is a diagram showing a conventional Josephson regulator circuit.
4 is a diagram illustrating generation of a pulsating voltage of the pulsating power supply regulator of FIG. 3; FIG.
FIG. 5 is a diagram showing a basic configuration of the present invention.
FIG. 6 is a diagram illustrating a regulator circuit example 1 according to the embodiment.
FIG. 7 is a diagram illustrating generation of a pulsating voltage according to the present invention.
FIG. 8 is a diagram illustrating a regulator circuit example 2 according to the embodiment.
FIG. 9 is a diagram illustrating regulator circuit examples 3 and 4 of the embodiment.
FIG. 10 is a diagram illustrating a logic cell according to the present invention.
FIG. 11 is a conceptual diagram of a two-phase pulsating flow power supply system Josephson integrated circuit configured using the logic cell of the present invention.
[Explanation of symbols]
J, J1, J2 Josephson junction element SQUID multi-junction superconducting interference element IJ, IJ1, IJ2c Josephson junction current IJc, IJ1c, IJ2c Josephson critical current Pi DC-biased sine AC power supply waveform Po pulsating power supply waveform Ip DC Biased sinusoidal alternating current power supply Ir Ir external magnetic field G applied to regulator current Φ SQUID logic gate C logic cell

Claims (3)

ジョセフソン接合素子を用いた集積回路の多相脈流電源レギュレータが、多相直流バイアスされた正弦交流電源のいずれか1つの相に接続された複数接合超伝導量子干渉素子を含み、
上記正弦交流電源から流入する電流それ自身により干渉素子に外部磁場を印加するように注入するか、若しくは複数の干渉素子に非対称に電流を注入するかの少なくともいずれかにより干渉素子のジョセフソン臨界電流値を等価的に下げるようにし、複数接合超伝導量子干渉素子の接続点電圧を出力とすることを特徴とする超伝導集積回路。
An integrated circuit multiphase pulsating power supply regulator using Josephson junction elements includes a multijunction superconducting quantum interference element connected to any one phase of a multiphase DC biased sine AC power supply,
The Josephson critical current of the interference element is injected either by applying an external magnetic field to the interference element by the current itself flowing from the sine AC power supply or by asymmetrically injecting a current to a plurality of interference elements. A superconducting integrated circuit characterized in that the value is equivalently lowered and the connection point voltage of a multi-junction superconducting quantum interference device is output.
請求項1のレギュレータを組み込んだ論理セル構造で構成したことを特徴とする超伝導集積回路。A superconducting integrated circuit comprising a logic cell structure incorporating the regulator according to claim 1. 請求項2の複数接合超伝導量子干渉素子型レギュレータを組み込んだ論理セル構造の超伝導量子干渉素子に多相脈流電源のいずれか1つの相電圧をそれぞれ供給することを特徴とする集積回路。3. An integrated circuit, wherein each phase voltage of a multiphase pulsating power supply is supplied to a superconducting quantum interference device having a logic cell structure in which the multi-junction superconducting quantum interference device type regulator of claim 2 is incorporated.
JP2002340608A 2002-11-25 2002-11-25 Superconducting integrated circuit Expired - Lifetime JP3911563B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002340608A JP3911563B2 (en) 2002-11-25 2002-11-25 Superconducting integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002340608A JP3911563B2 (en) 2002-11-25 2002-11-25 Superconducting integrated circuit

Publications (2)

Publication Number Publication Date
JP2004179729A JP2004179729A (en) 2004-06-24
JP3911563B2 true JP3911563B2 (en) 2007-05-09

Family

ID=32703178

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002340608A Expired - Lifetime JP3911563B2 (en) 2002-11-25 2002-11-25 Superconducting integrated circuit

Country Status (1)

Country Link
JP (1) JP3911563B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9509274B2 (en) * 2014-09-18 2016-11-29 Northrop Grumman Systems Corporation Superconducting phase-shift system

Also Published As

Publication number Publication date
JP2004179729A (en) 2004-06-24

Similar Documents

Publication Publication Date Title
US9887700B2 (en) Phase-mode based superconducting logic
US10331163B1 (en) Superconducting integrated circuits with clock signals distributed via inductive coupling
US10911031B2 (en) Superconducting circuit for processing input signals
Terzioglu et al. Complementary Josephson junction devices and circuits: a possible new approach to superconducting electronics
US10811587B2 (en) Josephson transmission line for superconducting devices
US10153772B2 (en) Superconducting devices with enforced directionality
EP3577761B1 (en) Superconducting circuits based devices and methods
JPH05175819A (en) Circuit and system using josephson junction
US20190363688A1 (en) Compound superconducting quantum interference device output amplifier and methods
US10320394B1 (en) Superconducting circuits for an A-and-not-B gate having an exclusive-OR gate and an AND gate
WO1995008825A1 (en) Tunnel-diode shift register utilizing tunnel-diode coupling
Thoidis et al. Quaternary voltage-mode CMOS circuits for multiple-valued logic
EP3850754A1 (en) Reciprocal quantum logic based circuits for an a-and-not-b gate
JP3911563B2 (en) Superconducting integrated circuit
US20240039541A1 (en) SFQ-based Pulse-conserving Logic Gates
US10886902B2 (en) Superconducting circuit and method for detecting a rising edge of an input signal
Yamauchi et al. An up-transition edge-triggered single-shot pulse generator with Josephson devices
Zhu et al. Analysis and experimental results of a CVTL buffer design
JPH0374051B2 (en)
JPH03152611A (en) Unipolar josephson regulator circuit
JPS59123310A (en) Timing pulse generating circuit
JPH0398108A (en) Josephson regulator circuit
JP2000261308A (en) Superconducting signal conversion circuit

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040818

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061214

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20061226

R150 Certificate of patent or registration of utility model

Ref document number: 3911563

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

EXPY Cancellation because of completion of term