JP3907898B2 - 半導体装置の作製方法 - Google Patents
半導体装置の作製方法 Download PDFInfo
- Publication number
- JP3907898B2 JP3907898B2 JP35397199A JP35397199A JP3907898B2 JP 3907898 B2 JP3907898 B2 JP 3907898B2 JP 35397199 A JP35397199 A JP 35397199A JP 35397199 A JP35397199 A JP 35397199A JP 3907898 B2 JP3907898 B2 JP 3907898B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- region
- impurity
- gate electrode
- conductive layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Liquid Crystal (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Thin Film Transistor (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP35397199A JP3907898B2 (ja) | 1998-12-18 | 1999-12-14 | 半導体装置の作製方法 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP36156398 | 1998-12-18 | ||
| JP10-361563 | 1998-12-18 | ||
| JP35397199A JP3907898B2 (ja) | 1998-12-18 | 1999-12-14 | 半導体装置の作製方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2000236096A JP2000236096A (ja) | 2000-08-29 |
| JP2000236096A5 JP2000236096A5 (enExample) | 2004-11-11 |
| JP3907898B2 true JP3907898B2 (ja) | 2007-04-18 |
Family
ID=26579958
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP35397199A Expired - Fee Related JP3907898B2 (ja) | 1998-12-18 | 1999-12-14 | 半導体装置の作製方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3907898B2 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008310298A (ja) * | 2007-05-16 | 2008-12-25 | Advanced Lcd Technologies Development Center Co Ltd | 表示装置および電子装置 |
| JP6506973B2 (ja) * | 2015-01-21 | 2019-04-24 | 株式会社ジャパンディスプレイ | 表示装置 |
| CN113437099B (zh) * | 2021-05-13 | 2023-10-31 | 北京大学深圳研究生院 | 光电探测器及其制造方法及相应的光电探测方法 |
-
1999
- 1999-12-14 JP JP35397199A patent/JP3907898B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2000236096A (ja) | 2000-08-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6259138B1 (en) | Semiconductor device having multilayered gate electrode and impurity regions overlapping therewith | |
| JP4076648B2 (ja) | 半導体装置 | |
| JP6495973B2 (ja) | 液晶表示装置 | |
| US7420211B2 (en) | Wiring line and manufacture process thereof, and semiconductor device and manufacturing process thereof | |
| US7605902B2 (en) | Semiconductor device and method of fabricating the same | |
| JP4030193B2 (ja) | 半導体装置の作製方法 | |
| JP4712208B2 (ja) | 半導体装置の作製方法 | |
| US8502232B2 (en) | Capacitor, semiconductor device and manufacturing method thereof | |
| JP2001007343A (ja) | 半導体装置およびその作製方法 | |
| JP4651773B2 (ja) | 半導体装置の作製方法 | |
| JP4236716B2 (ja) | 半導体装置 | |
| JP2000252473A (ja) | 配線およびその作製方法、半導体装置およびその作製方法 | |
| JP3907898B2 (ja) | 半導体装置の作製方法 | |
| JP4298768B2 (ja) | 半導体装置 | |
| JP4080168B2 (ja) | 半導体装置の作製方法 | |
| JP4372879B2 (ja) | 半導体装置 | |
| JP4641586B2 (ja) | 半導体装置の作製方法 | |
| JP4514867B2 (ja) | 薄膜トランジスタ及びその作製方法、半導体装置 | |
| JP4700510B2 (ja) | 半導体装置の作製方法 | |
| JP4700159B2 (ja) | 半導体装置の作製方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040401 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20061024 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061218 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070116 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070117 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100126 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100126 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110126 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110126 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120126 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120126 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130126 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130126 Year of fee payment: 6 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |