JP3775053B2 - Inverter device - Google Patents

Inverter device Download PDF

Info

Publication number
JP3775053B2
JP3775053B2 JP12846598A JP12846598A JP3775053B2 JP 3775053 B2 JP3775053 B2 JP 3775053B2 JP 12846598 A JP12846598 A JP 12846598A JP 12846598 A JP12846598 A JP 12846598A JP 3775053 B2 JP3775053 B2 JP 3775053B2
Authority
JP
Japan
Prior art keywords
circuit
voltage
value
inverter device
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP12846598A
Other languages
Japanese (ja)
Other versions
JPH11332088A (en
Inventor
孝男 市原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric FA Components and Systems Co Ltd
Original Assignee
Fuji Electric FA Components and Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric FA Components and Systems Co Ltd filed Critical Fuji Electric FA Components and Systems Co Ltd
Priority to JP12846598A priority Critical patent/JP3775053B2/en
Publication of JPH11332088A publication Critical patent/JPH11332088A/en
Application granted granted Critical
Publication of JP3775053B2 publication Critical patent/JP3775053B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Description

【0001】
【発明の属する技術分野】
この発明は、インバータ装置の入力側の欠相検知手段に関する。
【0002】
【従来の技術】
図3は、この種のインバータ装置の従来例を示す回路構成図であり、1は商用電源などの3相交流電源、2は回路遮断器、3はインバータ装置、4はインバータ装置3の負荷としての電動機である。
図3に示したインバータ装置3には、例えばダイオードを3相ブリッジ接続してなる整流回路31と、平滑コンデンサとしての電解コンデンサ32と、例えばトランジスタとダイオードとを逆並列接続したスイッチング回路6組を3相ブリッジ接続してなるインバータ33と、インバータ33の出力が所望の電圧,周波数の3相交流電圧になるように制御する制御回路34と、欠相継電器35とを備えている。
【0003】
この欠相継電器35は3相交流電源1が何らかの要因でいずれかの相が欠如したときに、これを検知して欠相信号を制御回路34に送出し、この欠相信号により制御回路34の動作を停止させて、例えば、前記状態に起因した電解コンデンサ32の過熱焼損,劣化を防止し、この停止をインバータ装置3の外部へ表示するようにしていた。
【0004】
【発明が解決しようとする課題】
従来のインバータ装置3を構成する周知の技術で製作された市販の欠相継電器35は比較的高価であり、設置スペースも多くとり、インバータ装置の小型化,コストダウンを阻害する要因となっていた。
この発明の目的は、上記問題点を解決する小型,安価なインバータ装置を提供することにある。
【0005】
【課題を解決するための手段】
この第1の発明は、多相交流電源から整流回路と平滑コンデンサとを介して得られた直流電圧を、インバータにより所望の電圧,周波数の交流電圧に変換して負荷に給電するインバータ装置において、
前記直流電圧に含まれる前記交流電源の基本周波数の2倍周波数のリプル成分を抽出する帯域通過フィルタと、帯域通過フィルタの出力の実効値を演算して出力する実効値演算回路と、実効値演算回路の出力値が所定の値以上になったときに外部へ欠相信号を出力する比較回路とを備える。
【0006】
また、第2の発明は前記インバータ装置において、
前記直流電圧に含まれる前記交流電源の基本周波数の2倍周波数のリプル成分を抽出する帯域通過フィルタと、帯域通過フィルタの出力の実効値を演算して出力する実効値演算回路と、実効値演算回路の出力値の2乗値を演算して出力する2乗値演算回路と、2乗値演算回路の出力に一次遅れフィルタを介した値を出力する一次遅れフィルタと、一次遅れフィルタの出力値が所定の値以上になったときに外部へ欠相信号を出力する比較回路とを備える。
【0007】
この発明によれば、従来のインバータ装置に備えていた欠相継電器に代えて、上述の回路などで形成される新たな欠相検知手段を備えることにより、特に近年のマイコンによるインバータ装置のデジタル制御で対応する際に、後述の如く、該欠相検知手段はこのデジタル制御で容易に具現でき、該装置の小型化,コストダウンに寄与できる。
【0008】
【発明の実施の形態】
図1は、この発明の第1の実施例を示すインバータ装置の回路構成図であり、図3に示した従来例回路と同一機能を有するものには同一符号を付している。
すなわち図1に示したインバータ装置5には整流回路31,電解コンデンサ32,インバータ33,制御回路34の他に、電解コンデンサ32の両端電圧を検出する電圧検出器51と、帯域通過フィルタ52と、実効値演算回路53と、比較回路54とを備えている。
【0009】
図1に示した電圧検出器51は、例えば電動機4からの回生電力で電解コンデンサ32の両端電圧が規定値以上に上昇したことを検知し、この上昇を抑制する図示しない抵抗放電回路を動作させる際の電圧検出器と共用することができる。
また、インバータ装置5が通常の動作状態では、電解コンデンサ32の両端電圧には3相交流電源1の基本周波数の6倍周波数のリプル成分が主として存在しているが、3相交流電源1から整流回路31の出力への経路に何らかの不具合が発生し、いずれかの相が欠如した状態になったときには、電解コンデンサ32の両端電圧には3相交流電源1の基本周波数の2倍周波数のリプル成分が増大することが知られている。
【0010】
従って、帯域通過フィルタ52は3相交流電源1の基本周波数(50Hz,又は60Hz)の2倍周波数のリプル成分のみを通過させるために、例えば帯域が100Hz〜120Hzの帯域通過フィルタとすればよい。
なお、帯域通過フィルタ52の機能をマイコンを用いて行う場合には、電解コンデンサ32の両端電圧の検出値を電圧検出器51に付加したA/D変換器によりサンプリング周期(TS )毎に変換されたデジタル値を求め、このデジタル値に周知の帯域通過デジタルフィルタを介することにより、3相交流電源1の基本周波数の2倍周波数成分を抽出することができる。
【0011】
次に実効値演算回路53では、帯域通過フィルタ52により抽出された3相交流電源1の基本周波数の2倍周波数のリプル成分の実効値を求めている。その際、マイコンを用いて行う場合には、帯域通過フィルタ52により抽出された前記リプル成分のデジタル値から下記の演算式の演算を行う。
【0012】
【数1】
RMS ={(1/T)(vP(1) 2 +vP(2) 2 +・・+vP(N) 2 )}1/2 …(1)
ここで、vRMS は前記リプル成分の実効値、vP(K):K(K=1・2・・・N)回目の帯域通過フィルタ52の出力値を示し、T=TS ・Nの関係にある。
さらに比較回路54では、実効値演算回路53の時間T毎の出力値(vRMS )が所定の値を越えたときに、3相交流電源1から整流回路31の出力までの経路に何らかの不具合が発生し、いずれかの相が欠如した状態になったたとして、欠相信号を出力し、この欠相信号により制御回路34の動作を停止させて、例えば、前記状態に起因した電解コンデンサ32の過熱焼損,劣化を防止し、この停止をインバータ装置5の外部へ表示する。
【0013】
なお、帯域通過フィルタ52の機能と実効値演算回路53の機能とをマイコンを用いて行わせる際に、電解コンデンサ32の両端電圧の検出値のサンプリング周期(TS )毎に変換されたデジタル値から、周知の離散的フーリエ変換の手法により、3相交流電源1の基本周波数の2倍周波数のリプル成分の実効値を直接求めることができる。
【0014】
図2は、この発明の第2の実施例を示すインバータ装置の回路構成図であり、図1に示した実施例回路と同一機能を有するものには同一符号を付している。
すなわち図2に示したインバータ装置6には整流回路31,電解コンデンサ32,インバータ33,制御回路34,電圧検出器51,帯域通過フィルタ52,実効値演算回路53,比較回路54の他に、実効値演算回路53から比較回路54の経路に2乗値演算回路61と一次遅れフィルタ62とが挿設されている。
【0015】
図2において、上述の実効値演算回路53の演算機能と、実効値演算回路53の出力の2乗値を求める2乗値演算回路61の演算機能とを同時に処理することができ、その際には下記の演算式の演算を行う。
【0016】
【数2】
RMS 2 =(1/T)(vP(1) 2 +vP(2) 2 +・・+vP(N) 2 ) …(2)
また一次遅れフィルタ62では、このフィルタの時定数を電解コンデンサ32の熱時定数にほぼ等しく設定する。
すなわち、一次遅れフィルタ62の出力値が所定の値を越えたときに比較回路54を動作させ、比較回路54が欠相信号を出力し、この欠相信号により制御回路34の動作を停止させて、前記状態に起因した電解コンデンサ32の過熱焼損,劣化を防止し、この停止をインバータ装置6の外部へ表示する。
【0017】
【発明の効果】
この発明によれば、上述の演算回路,フィルタなどで形成される欠相検知手段は、特にマイコンによるデジタル制御により容易に具現でき、さらに先述の抵抗放電回路の動作に必要な電圧検出器とこの発明の電圧検出器とを共用すれば、このインバータ装置には新たなハード回路の追加が不要となり、その結果、該装置の小型化,コストダウンを可能にする。
【図面の簡単な説明】
【図1】この発明の第1の実施例を示すインバータ装置の回路構成図
【図2】この発明の第2の実施例を示すインバータ装置の回路構成図
【図3】従来例を示すインバータ装置の回路構成図
【符号の説明】
1…3相交流電源、2…回路遮断器、3…インバータ装置、4…電動機、5,6…インバータ装置、31…整流回路、32…電解コンデンサ、33…インバータ、34…制御回路、35…欠相継電器35、51…電圧検出器、52…帯域通過フィルタ、53…実効値演算回路、54…比較回路、61…2乗値演算回路、62…一次遅れフィルタ。
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to an open phase detection means on the input side of an inverter device.
[0002]
[Prior art]
FIG. 3 is a circuit configuration diagram showing a conventional example of this type of inverter device. 1 is a three-phase AC power source such as a commercial power source, 2 is a circuit breaker, 3 is an inverter device, and 4 is a load of the inverter device 3. This is an electric motor.
The inverter device 3 shown in FIG. 3 includes, for example, a rectifier circuit 31 formed by connecting a diode in a three-phase bridge, an electrolytic capacitor 32 as a smoothing capacitor, and six switching circuits in which a transistor and a diode are connected in antiparallel. An inverter 33 formed by a three-phase bridge connection, a control circuit 34 for controlling the output of the inverter 33 to a three-phase AC voltage having a desired voltage and frequency, and an open-phase relay 35 are provided.
[0003]
When the three-phase AC power source 1 is missing any phase for some reason, the phase loss relay 35 detects this and sends a phase loss signal to the control circuit 34. The operation is stopped to prevent, for example, overheating burnout and deterioration of the electrolytic capacitor 32 due to the above state, and this stop is displayed outside the inverter device 3.
[0004]
[Problems to be solved by the invention]
A commercially available open phase relay 35 manufactured by a well-known technology that constitutes the conventional inverter device 3 is relatively expensive and requires a lot of installation space, which is a factor that hinders downsizing and cost reduction of the inverter device. .
An object of the present invention is to provide a small and inexpensive inverter device that solves the above problems.
[0005]
[Means for Solving the Problems]
The first aspect of the present invention is an inverter device for converting a DC voltage obtained from a multiphase AC power source through a rectifier circuit and a smoothing capacitor into an AC voltage having a desired voltage and frequency by an inverter and feeding the load to a load.
A band-pass filter that extracts a ripple component having a frequency twice the fundamental frequency of the AC power source included in the DC voltage, an effective value calculation circuit that calculates and outputs an effective value of the output of the band-pass filter, and an effective value calculation And a comparison circuit that outputs an open phase signal to the outside when the output value of the circuit becomes a predetermined value or more.
[0006]
Moreover, 2nd invention is the said inverter apparatus,
A band-pass filter that extracts a ripple component having a frequency twice the fundamental frequency of the AC power source included in the DC voltage, an effective value calculation circuit that calculates and outputs an effective value of the output of the band-pass filter, and an effective value calculation A square value calculation circuit that calculates and outputs the square value of the output value of the circuit, a first-order lag filter that outputs a value through a first-order lag filter to the output of the square value calculation circuit, and an output value of the first-order lag filter And a comparison circuit for outputting an open phase signal to the outside when the value becomes equal to or greater than a predetermined value.
[0007]
According to this invention, in place of the phase loss relay provided in the conventional inverter device, by providing a new phase loss detection means formed by the above-described circuit or the like, digital control of the inverter device by a microcomputer in particular in recent years. In this case, as will be described later, the phase loss detection means can be easily realized by this digital control, which can contribute to downsizing and cost reduction of the apparatus.
[0008]
DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 is a circuit configuration diagram of an inverter device showing a first embodiment of the present invention. Components having the same functions as those of the conventional circuit shown in FIG. 3 are denoted by the same reference numerals.
That is, in the inverter device 5 shown in FIG. 1, in addition to the rectifier circuit 31, the electrolytic capacitor 32, the inverter 33, and the control circuit 34, a voltage detector 51 that detects the voltage across the electrolytic capacitor 32, a band-pass filter 52, An effective value calculation circuit 53 and a comparison circuit 54 are provided.
[0009]
The voltage detector 51 shown in FIG. 1 detects, for example, that the voltage across the electrolytic capacitor 32 has risen to a specified value or more by regenerative power from the motor 4, and operates a resistance discharge circuit (not shown) that suppresses this rise. Can be shared with other voltage detectors.
In addition, when the inverter device 5 is in a normal operation state, the voltage across the electrolytic capacitor 32 mainly includes a ripple component having a frequency six times the basic frequency of the three-phase AC power source 1, but rectified from the three-phase AC power source 1. When some trouble occurs in the path to the output of the circuit 31 and any phase is missing, the voltage across the electrolytic capacitor 32 has a ripple component having a frequency twice the basic frequency of the three-phase AC power supply 1. Is known to increase.
[0010]
Therefore, the band-pass filter 52 may be a band-pass filter having a band of, for example, 100 Hz to 120 Hz in order to pass only a ripple component having a frequency twice the basic frequency (50 Hz or 60 Hz) of the three-phase AC power supply 1.
When the function of the band pass filter 52 is performed using a microcomputer, the detected value of the voltage across the electrolytic capacitor 32 is converted every sampling period (T S ) by an A / D converter added to the voltage detector 51. The obtained digital value is obtained, and a frequency component twice the fundamental frequency of the three-phase AC power supply 1 can be extracted by passing the digital value through a known band-pass digital filter.
[0011]
Next, the effective value calculation circuit 53 obtains an effective value of a ripple component having a frequency twice the basic frequency of the three-phase AC power supply 1 extracted by the band pass filter 52. At this time, when using a microcomputer, the following arithmetic expression is calculated from the digital value of the ripple component extracted by the band pass filter 52.
[0012]
[Expression 1]
v RMS = {(1 / T) (v P (1) 2 + v P (2) 2 + ·· + v P (N) 2 )} 1/2 (1)
Here, v RMS represents an effective value of the ripple component, v P (K) : K (K = 1 · 2... N) -th output value of the bandpass filter 52, and T = T S · N There is a relationship.
Further, in the comparison circuit 54, when the output value (v RMS ) at each time T of the effective value calculation circuit 53 exceeds a predetermined value, there is some problem in the path from the three-phase AC power supply 1 to the output of the rectifier circuit 31. If any of the phases is generated, an open phase signal is output, and the operation of the control circuit 34 is stopped by the open phase signal, for example, the electrolytic capacitor 32 caused by the above state. Overheating burnout and deterioration are prevented, and this stop is displayed outside the inverter device 5.
[0013]
When the function of the band pass filter 52 and the function of the effective value calculation circuit 53 are performed using a microcomputer, the digital value converted at every sampling period (T S ) of the detected value of the voltage across the electrolytic capacitor 32. Thus, the effective value of the ripple component having a frequency twice the fundamental frequency of the three-phase AC power supply 1 can be directly obtained by a known discrete Fourier transform method.
[0014]
FIG. 2 is a circuit configuration diagram of an inverter device showing a second embodiment of the present invention. Components having the same functions as those of the embodiment circuit shown in FIG.
That is, the inverter device 6 shown in FIG. 2 includes the rectifier circuit 31, the electrolytic capacitor 32, the inverter 33, the control circuit 34, the voltage detector 51, the band pass filter 52, the effective value calculation circuit 53, and the comparison circuit 54. A square value calculation circuit 61 and a first-order lag filter 62 are inserted in the path from the value calculation circuit 53 to the comparison circuit 54.
[0015]
In FIG. 2, the calculation function of the above-described effective value calculation circuit 53 and the calculation function of the square value calculation circuit 61 for obtaining the square value of the output of the effective value calculation circuit 53 can be processed simultaneously. Performs the following arithmetic expression.
[0016]
[Expression 2]
v RMS 2 = (1 / T) (v P (1) 2 + v P (2) 2 + ·· + v P (N) 2 ) (2)
In the first-order lag filter 62, the time constant of this filter is set to be approximately equal to the thermal time constant of the electrolytic capacitor 32.
That is, the comparator circuit 54 is operated when the output value of the first-order lag filter 62 exceeds a predetermined value, and the comparator circuit 54 outputs an open phase signal, and the operation of the control circuit 34 is stopped by this open phase signal. Then, the electrolytic capacitor 32 is prevented from being overheated and deteriorated due to the above state, and this stop is displayed outside the inverter device 6.
[0017]
【The invention's effect】
According to the present invention, the phase loss detection means formed by the above-described arithmetic circuit, filter, etc. can be easily implemented especially by digital control by a microcomputer, and a voltage detector necessary for the operation of the above-described resistance discharge circuit, and this If the voltage detector of the invention is shared, it is not necessary to add a new hardware circuit to the inverter device. As a result, the device can be reduced in size and cost.
[Brief description of the drawings]
FIG. 1 is a circuit configuration diagram of an inverter device according to a first embodiment of the present invention. FIG. 2 is a circuit configuration diagram of an inverter device according to a second embodiment of the present invention. Circuit configuration diagram [Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 ... Three-phase alternating current power supply, 2 ... Circuit breaker, 3 ... Inverter device, 4 ... Electric motor, 5, 6 ... Inverter device, 31 ... Rectifier circuit, 32 ... Electrolytic capacitor, 33 ... Inverter, 34 ... Control circuit, 35 ... Phase loss relays 35, 51 ... voltage detector, 52 ... band pass filter, 53 ... effective value calculation circuit, 54 ... comparison circuit, 61 ... square value calculation circuit, 62 ... primary delay filter.

Claims (2)

多相交流電源から整流回路と平滑コンデンサとを介して得られた直流電圧を、インバータにより所望の電圧,周波数の交流電圧に変換して負荷に給電するインバータ装置において、
前記直流電圧に含まれる前記交流電源の基本周波数の2倍周波数のリプル成分を抽出する帯域通過フィルタと、
帯域通過フィルタの出力の実効値を演算して出力する実効値演算回路と、
実効値演算回路の出力値が所定の値以上になったときに外部へ欠相信号を出力する比較回路とを備えたことを特徴とするインバータ装置。
In an inverter device that converts a DC voltage obtained from a polyphase AC power source through a rectifier circuit and a smoothing capacitor into an AC voltage of a desired voltage and frequency by an inverter and supplies power to a load.
A band-pass filter that extracts a ripple component having a frequency twice the fundamental frequency of the AC power source included in the DC voltage;
An effective value calculation circuit for calculating and outputting the effective value of the output of the bandpass filter;
An inverter device comprising: a comparator circuit that outputs an open phase signal to the outside when an output value of an effective value arithmetic circuit becomes a predetermined value or more.
多相交流電源から整流回路と平滑コンデンサとを介して得られた直流電圧を、インバータにより所望の電圧,周波数の交流電圧に変換して負荷に給電するインバータ装置において、
前記直流電圧に含まれる前記交流電源の基本周波数の2倍周波数のリプル成分を抽出する帯域通過フィルタと、
帯域通過フィルタの出力の実効値を演算して出力する実効値演算回路と、
実効値演算回路の出力値の2乗値を演算して出力する2乗値演算回路と、
2乗値演算回路の出力に一次遅れフィルタを介した値を出力する一次遅れフィルタと、
一次遅れフィルタの出力値が所定の値以上になったときに外部へ欠相信号を出力する比較回路とを備えたことを特徴とするインバータ装置。
In an inverter device that converts a DC voltage obtained from a polyphase AC power source through a rectifier circuit and a smoothing capacitor into an AC voltage of a desired voltage and frequency by an inverter and supplies power to a load.
A band-pass filter that extracts a ripple component having a frequency twice the fundamental frequency of the AC power source included in the DC voltage;
An effective value calculation circuit for calculating and outputting the effective value of the output of the bandpass filter;
A square value calculation circuit for calculating and outputting the square value of the output value of the effective value calculation circuit;
A first-order lag filter that outputs a value through a first-order lag filter to the output of the square value arithmetic circuit;
An inverter device comprising: a comparison circuit that outputs an open phase signal to the outside when the output value of the first-order lag filter exceeds a predetermined value.
JP12846598A 1998-05-12 1998-05-12 Inverter device Expired - Fee Related JP3775053B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12846598A JP3775053B2 (en) 1998-05-12 1998-05-12 Inverter device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12846598A JP3775053B2 (en) 1998-05-12 1998-05-12 Inverter device

Publications (2)

Publication Number Publication Date
JPH11332088A JPH11332088A (en) 1999-11-30
JP3775053B2 true JP3775053B2 (en) 2006-05-17

Family

ID=14985403

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12846598A Expired - Fee Related JP3775053B2 (en) 1998-05-12 1998-05-12 Inverter device

Country Status (1)

Country Link
JP (1) JP3775053B2 (en)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8319483B2 (en) 2007-08-06 2012-11-27 Solaredge Technologies Ltd. Digital average input current control in power converter
US11296650B2 (en) 2006-12-06 2022-04-05 Solaredge Technologies Ltd. System and method for protection during inverter shutdown in distributed power installations
US8947194B2 (en) 2009-05-26 2015-02-03 Solaredge Technologies Ltd. Theft detection and prevention in a power generation system
US11735910B2 (en) 2006-12-06 2023-08-22 Solaredge Technologies Ltd. Distributed power system using direct current power sources
US11728768B2 (en) 2006-12-06 2023-08-15 Solaredge Technologies Ltd. Pairing of components in a direct current distributed power generation system
US8013472B2 (en) 2006-12-06 2011-09-06 Solaredge, Ltd. Method for distributed power harvesting using DC power sources
US11855231B2 (en) 2006-12-06 2023-12-26 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US8816535B2 (en) 2007-10-10 2014-08-26 Solaredge Technologies, Ltd. System and method for protection during inverter shutdown in distributed power installations
US8384243B2 (en) 2007-12-04 2013-02-26 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US8963369B2 (en) 2007-12-04 2015-02-24 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US8319471B2 (en) 2006-12-06 2012-11-27 Solaredge, Ltd. Battery power delivery module
US11687112B2 (en) 2006-12-06 2023-06-27 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US9088178B2 (en) 2006-12-06 2015-07-21 Solaredge Technologies Ltd Distributed power harvesting systems using DC power sources
US11569659B2 (en) 2006-12-06 2023-01-31 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US8473250B2 (en) 2006-12-06 2013-06-25 Solaredge, Ltd. Monitoring of distributed power harvesting systems using DC power sources
US11309832B2 (en) 2006-12-06 2022-04-19 Solaredge Technologies Ltd. Distributed power harvesting systems using DC power sources
US11888387B2 (en) 2006-12-06 2024-01-30 Solaredge Technologies Ltd. Safety mechanisms, wake up and shutdown methods in distributed power installations
JP2011507465A (en) 2007-12-05 2011-03-03 ソラレッジ テクノロジーズ リミテッド Safety mechanism, wake-up method and shutdown method in distributed power installation
EP3719949A1 (en) 2008-05-05 2020-10-07 Solaredge Technologies Ltd. Direct current power combiner
CN102386795B (en) * 2010-08-26 2016-06-22 雅达电子有限公司 The harmonic suppression apparatus of inverter
GB2485527B (en) 2010-11-09 2012-12-19 Solaredge Technologies Ltd Arc detection and prevention in a power generation system
US10673229B2 (en) 2010-11-09 2020-06-02 Solaredge Technologies Ltd. Arc detection and prevention in a power generation system
GB2483317B (en) 2011-01-12 2012-08-22 Solaredge Technologies Ltd Serially connected inverters
KR101558022B1 (en) * 2011-05-13 2015-10-07 엘에스산전 주식회사 Apparatus for detecting input phase missing and method thereof
US9853565B2 (en) 2012-01-30 2017-12-26 Solaredge Technologies Ltd. Maximized power in a photovoltaic distributed power system
GB2498791A (en) 2012-01-30 2013-07-31 Solaredge Technologies Ltd Photovoltaic panel circuitry
GB2498790A (en) 2012-01-30 2013-07-31 Solaredge Technologies Ltd Maximising power in a photovoltaic distributed power system
CN103454505B (en) * 2013-08-31 2016-06-08 中国煤炭科工集团太原研究院 Based on open phase detection method and the circuit of harmonic detecting
US11177663B2 (en) 2016-04-05 2021-11-16 Solaredge Technologies Ltd. Chain of power devices
US11018623B2 (en) 2016-04-05 2021-05-25 Solaredge Technologies Ltd. Safety switch for photovoltaic systems
CN109581193B (en) * 2018-12-13 2020-10-20 潍坊歌尔微电子有限公司 Circuit filtering function detection method, circuit filtering function detection device and computer storage medium

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2541188B2 (en) * 1986-04-01 1996-10-09 日本電装株式会社 Phase loss detector
JP2595802B2 (en) * 1990-10-17 1997-04-02 ダイキン工業株式会社 Inverter device
JPH0654550A (en) * 1992-07-29 1994-02-25 Toshiba Toransupooto Eng Kk Open phase detector
JPH06335154A (en) * 1993-05-21 1994-12-02 Toshiba Corp Open-phase detecting device

Also Published As

Publication number Publication date
JPH11332088A (en) 1999-11-30

Similar Documents

Publication Publication Date Title
JP3775053B2 (en) Inverter device
JP4669723B2 (en) Electric motor control device
JP2011092003A (en) Method for protecting matrix converter and protecting apparatus therefor
JP3409327B2 (en) Inverter device
JP4596251B2 (en) Phase loss detection device and AC-AC direct conversion device
JP7352179B2 (en) Overcurrent protection devices, DC/DC converter devices, and power systems
US5438502A (en) VSCF system with voltage estimation
JP3267130B2 (en) PWM control self-excited rectifier
JPH08331750A (en) Power conversion equipment
US11398775B2 (en) Device for efficient DC link processing independent of grid type
JP4857486B2 (en) Grid interconnection inverter
US11509254B2 (en) Method for detecting a motor phase fault of a motor arrangement and drive circuit for driving an electronically commutated motor
US20140321176A1 (en) Systems and methods for electronic tru input protection
JPH11206003A (en) Inverter device
JPH04156222A (en) Inverter device
JP3800391B2 (en) Phase loss detection method and circuit of voltage source inverter device.
JP4590838B2 (en) Inverter device
JP2791157B2 (en) Inverter device abnormality detection device
KR102036578B1 (en) Apparatus for detecting output phase open in inverter
JP2005160214A (en) Power conversion apparatus
JP4774933B2 (en) Harmonic suppression device
KR20180108059A (en) Method for controlling inverter
JPS62217865A (en) Three-phase power receiving type inverter unit
KR100734352B1 (en) Inverter System
JP4144942B2 (en) Power supply voltage estimation device for PWM converter

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040727

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050524

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060131

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060213

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090303

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090303

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090303

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100303

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110303

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110303

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120303

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120303

Year of fee payment: 6

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120303

Year of fee payment: 6

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120303

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130303

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130303

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140303

Year of fee payment: 8

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees