JP3747043B2 - Manufacturing method of three-dimensional circuit board - Google Patents

Manufacturing method of three-dimensional circuit board Download PDF

Info

Publication number
JP3747043B2
JP3747043B2 JP2004061150A JP2004061150A JP3747043B2 JP 3747043 B2 JP3747043 B2 JP 3747043B2 JP 2004061150 A JP2004061150 A JP 2004061150A JP 2004061150 A JP2004061150 A JP 2004061150A JP 3747043 B2 JP3747043 B2 JP 3747043B2
Authority
JP
Japan
Prior art keywords
hole
circuit
circuit board
manufacturing
plating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004061150A
Other languages
Japanese (ja)
Other versions
JP2005159261A (en
Inventor
哲男 湯本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sankyo Kasei Co Ltd
Original Assignee
Sankyo Kasei Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sankyo Kasei Co Ltd filed Critical Sankyo Kasei Co Ltd
Priority to JP2004061150A priority Critical patent/JP3747043B2/en
Priority to PCT/JP2005/002483 priority patent/WO2005086548A1/en
Priority to CNA2005800052236A priority patent/CN1977572A/en
Priority to EP05710333A priority patent/EP1722613B1/en
Priority to US11/513,478 priority patent/US8528202B2/en
Publication of JP2005159261A publication Critical patent/JP2005159261A/en
Application granted granted Critical
Publication of JP3747043B2 publication Critical patent/JP3747043B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)

Description

本発明は、立体回路基板の製造方法に関する。 The present invention relates to a method for manufacturing a three-dimensional circuit board.

近年、回路基板は、いわゆる軽薄短小の市場ニーズにより回路パターン相互の間隔、つまりピッチを限界にまで狭くすることにより、電子機器の小型化を達成し、かつ省資源化、省エネルギー化のための技術開発が求められている。そのため、回路基板の表裏両面に回路パターンを形成し、この両回路パターンを電気的に導通させるスルーホールの導体層が形成してある。そして、このスルーホールを穿設するには、従来はドリルを使用した機械的作業によるものであったが、近年では、射出成形により回路基板の成形と同時にスルーホールも成形されるようになっている(特許文献1,2,3)。
特開昭61−239694号公報 特開昭63−128181号公報 アメリカ特許第4424095明細書
In recent years, circuit boards have achieved the miniaturization of electronic equipment by reducing the distance between circuit patterns, that is, the pitch, to the limit in accordance with the so-called light, thin and small market needs, and technology for saving resources and energy. Development is required. Therefore, circuit patterns are formed on both the front and back surfaces of the circuit board, and through-hole conductor layers that electrically connect both circuit patterns are formed. And in order to drill this through hole, conventionally, it was by mechanical work using a drill, but in recent years, through holes have been formed simultaneously with the molding of circuit boards by injection molding. (Patent Documents 1, 2, and 3).
JP 61-239694 A JP 63-128181 A US Patent No. 4424095

このような従来からの立体回路基板11の基本的な製造方法を、図5〜図7を参照して説明すると、回路基板21の表裏両面には、回路パターン31,31…、41,41…が形成してあり、この両面の回路パターン間を電気的に連結してあるスルーホール51が形成してあり、このスルーホールの径は数10ミクロンオーダのものであり、このような回路基板を射出成形するには、金型にスルーホール成形用の円柱状のピンを使用し、このピンの径も数10ミクロンオーダ、例えば30〜50ミクロンのものが植設してある。そして、円形のスルーホール51の内径は同一のストレートな形状であり、そして、スルーホール51の内径に対する回路基板21の厚さの割合、いわゆるアスペクト比は約5倍までが限界で、この5倍以内であれば無電解めっきの析出が可能であるが、この5倍を超えると無電解めっきの析出が困難、または不可能となる。 A basic manufacturing method of the conventional three-dimensional circuit board 11 will be described with reference to FIGS. 5 to 7. Circuit patterns 31, 31..., 41, 41. And a through hole 51 electrically connected between the circuit patterns on both sides is formed, and the diameter of the through hole is on the order of several tens of microns. For injection molding, a cylindrical pin for through-hole molding is used in a mold, and the diameter of this pin is also in the order of several tens of microns, for example, 30 to 50 microns. The inner diameter of the circular through hole 51 is the same straight shape, and the ratio of the thickness of the circuit board 21 to the inner diameter of the through hole 51, the so-called aspect ratio is limited to about 5 times, and this 5 times If it is within the range, the electroless plating can be deposited, but if it exceeds 5 times, the electroless plating is difficult or impossible to deposit.

ところが、電子機器の小型化に伴い、回路基板の回路パターン31…のピッチを狭める関係上、スルーホール51の内径も、前記したように数10ミクロンオーダの小さいものにせざるを得ない。その結果として、アスペクト比が高くなると、成形金型で回路基板を成形する際に、金型、特にスルーホール成形用のピンが液体の射出流動抵抗に耐えられず、破損する事故が頻発するようになり、さらに、アスペクト比が高くなり無電解めっきの析出限界を超えて析出しない問題が発生している。   However, as the electronic equipment is miniaturized, the inner diameter of the through hole 51 must be as small as several tens of microns as described above in order to reduce the pitch of the circuit patterns 31 on the circuit board. As a result, when the aspect ratio is high, when a circuit board is molded with a molding die, the die, particularly the pin for through-hole molding, cannot withstand the liquid injection flow resistance, and accidents that cause damage frequently occur. Furthermore, there is a problem that the aspect ratio becomes high and does not precipitate beyond the deposition limit of electroless plating.

そこで、本発明が解決しようとする問題点は、金型の成形用ピンの破損を防止し、めっきの析出を確実にし、それにより回路ピッチを限界まで狭くすることができる立体回路基板の製造方法を提供することにある。 Therefore, the problem to be solved by the present invention is that a method of manufacturing a three-dimensional circuit board that prevents damage to the molding pins of the mold, ensures the deposition of plating, and thereby narrows the circuit pitch to the limit. Is to provide.

本発明に係る立体回路基板の製造方法の第1の特徴は、絶縁材料で射出成形された一次成形品に成形用ピンによりスルーホールを成形し、上記一次成形品からなる回路基板の両面にめっき処理により導電材料からなる所定の回路パターンを形成し、上記スルーホールに上記回路基板の両面の回路パターンを電気的に導通させる導体層を形成するものであって、上記スルーホールの形状は隣接する回路パターン間方向に狭く、回路延伸方向に長いところにある。このように、スルーホールが回路パターンから露呈した形状が隣接する回路パターン間方向に狭く、回路延伸方向に長いことであって、それは例えば長方形、楕円形などがある。 The first feature of the method of manufacturing a three-dimensional circuit board according to the present invention, by forming a through hole by molding pin in the primary molded article is injection molded of dielectric material, plating on both surfaces of a circuit board consisting of the primary molded article processed by forming a predetermined circuit pattern made of a conductive material, there is forming a conductive layer for electrically connecting both sides of the circuit pattern of the circuit board in the through hole, the shape of the through-holes adjacent It is narrow in the direction between circuit patterns and long in the circuit extending direction. As described above, the shape of the through hole exposed from the circuit pattern is narrow in the direction between adjacent circuit patterns and long in the circuit extending direction, and examples thereof include a rectangle and an ellipse.

第2の特徴は、前記のスルーホールを回路基板の厚み方向に断面した形状が、テーパ状であることにある。このテーパ状とは、スルーホールが隣接する回路パターンの回路間方向へテーパし、さらに、回路パターンの回路延伸方向にも拡開しているもの、または、前記回路パターン間方向か、回路延伸方向かのいずれか一方にテーパして開口している形状のものである。   The second feature is that the shape of the through hole sectioned in the thickness direction of the circuit board is tapered. The taper shape means that the through hole is tapered in the direction of the circuit between adjacent circuit patterns and further expanded in the circuit extending direction of the circuit pattern, or the direction between the circuit patterns or the circuit extending direction. One of these is tapered and opened.

さらに、第3の特徴は回路パターン間の回路基板に隔壁を形成するところにある。これは、前記したように、回路ピッチが極端に狭く成形されるため、この回路パターンに、例えばリード線端子を半田付けして実装する時、ペースト状半田を使用するので、この半田の飛沫が飛散するため隣接する回路パターン間を短絡してしまう危険性があり、この隔壁はこの飛散防止のためである。 Furthermore, the third feature is that a partition is formed on a circuit board between circuit patterns. This is because, as described above, since the circuit pitch is formed extremely narrow, paste solder is used when soldering and mounting a lead wire terminal, for example, on this circuit pattern. There is a risk of short-circuiting between adjacent circuit patterns due to scattering, and this partition is for preventing this scattering.

さらに、第4の特徴は、上記スルーホールはこのスルーホール内をめっきで埋めたブラインドスルーホールであるところにある。   Further, the fourth feature is that the through hole is a blind through hole in which the through hole is filled with plating.

本発明の効果は、金型、特に成形ピンの破損を防止し、めっきの確実な析出が可能で、そのため、立体回路基板の回路ピッチを限界まで狭くすることができる。さらに、実装時の半田の飛散を防止して、回路短絡を防止できる。特に、スルーホールをブラインドスルーホールにすると、はんだ実装時のフラックスの洗浄工程が省略でき、さらにはんだの流出を阻止できるので、立体回路の信頼性がより高くなる。 The effect of the present invention is to prevent breakage of the mold, particularly the molding pin, and to allow reliable deposition of plating, so that the circuit pitch of the three-dimensional circuit board can be narrowed to the limit. Furthermore, it is possible to prevent solder from being scattered during mounting and to prevent a short circuit. In particular, if the through hole is a blind through hole, the flux cleaning process at the time of solder mounting can be omitted, and further, the outflow of solder can be prevented, so that the reliability of the three-dimensional circuit becomes higher.

図1〜図3を参照して、本発明に係る立体回路基板1の構造について説明すると、絶縁材料を素材とする一次成形品をメッキ処理した回路基板2の表面には、図1に示すように導電材料からなる所定の回路パターン3,3…が形成してあり、裏面にも、図3に示すように所定回路パターン4,4…が形成してある。回路基板2には、図2に拡大して示すように表裏両面の回路パターン3,3…、4,4…を電気的に導通させるスルーホール5,5…の導体層5aが形成してある。 Referring to FIGS. 1 to 3, to describe the structure of a three-dimensional circuit board 1 according to the present invention, the primary molded article to a plating treatment to the surface of the circuit board 2, the material of the insulating material, as shown in FIG. 1 Are formed with conductive circuit materials, and predetermined circuit patterns 4, 4... Are formed on the back surface as shown in FIG. On the circuit board 2, as shown in an enlarged view in FIG. 2, conductor layers 5a of through holes 5, 5... For electrically connecting the circuit patterns 3, 3,. .

スルーホール5,5…の内面形状は、隣接する回路パターン3,3間方向、つまり図1の左右方向に狭く、回路延伸方向、つまり図1の上下方向に長い、即ち長方形状である。この長方形状は、このスルーホールの上端開口部5bばかりでなく下端開口部5cの形状も隣接する回路パターン4間方向、つまり図3の左右方向に狭く、回路延伸方向、つまり図3の上下方向に長い。即ち長方形状である。なお、スルーホール5の形状は、長方形状に限定されるものでなく、上下方向に長い楕円形状であってもよい。そのため、このような形状のスルーホール5の成形用ピンも、従来のものに比して大径のものが使用可能になり、このピンの破損の危険性は低下する。   The inner surface shape of the through holes 5, 5... Is narrow in the direction between adjacent circuit patterns 3, 3, that is, in the left-right direction in FIG. 1, and is long in the circuit extending direction, that is, in the up-down direction in FIG. In this rectangular shape, not only the upper end opening 5b but also the lower end opening 5c of this through hole is narrow in the direction between adjacent circuit patterns 4, that is, in the horizontal direction in FIG. 3, and in the circuit extending direction, that is, in the vertical direction in FIG. Long. That is, it is rectangular. The shape of the through hole 5 is not limited to a rectangular shape, and may be an elliptical shape that is long in the vertical direction. Therefore, the molding pin for the through hole 5 having such a shape can be used with a larger diameter than the conventional one, and the risk of breakage of the pin is reduced.

回路基板2を厚み方向に断面した形状は、図2に示すように、スルーホール5、5…の表面の上端開口部5bから裏面の下端開口部5cに向けて拡開しているテーパ状である。そのため、回路基板2の裏面の回路パターン4に開口している下端開口部5cは、図1と図3とを対比すると明白なように、表面の上端開口部5bの約2倍の大きさになっている。同時に、回路基板2の裏面の回路パターン4の幅も、表面の回路パターン3の幅に比較して約2倍になっている。なお、スルーホール5のテーパ状とは、図2に示すように、このスルーホールが隣接する回路パターン3,3…、4,4…との回路間方向、つまり、図1、図3の左右方向ばかりでなく、回路パターン3,4の回路延伸方向、つまり図1、図3の上下方向の両方に拡開したテーパ状になっている。しかし、このような両方向に拡開した形状に限定されるものではなく、隣接する回路パターン3,3…、4,4…間方向、または回路パターンの回路延伸方向のいずれか一方に向けて拡開したテーパ状のものでもよい。   The cross-sectional shape of the circuit board 2 in the thickness direction, as shown in FIG. 2, is a taper shape expanding from the upper end opening 5b on the surface of the through holes 5, 5... is there. Therefore, the lower end opening 5c opened in the circuit pattern 4 on the back surface of the circuit board 2 is about twice as large as the upper end opening 5b on the front surface, as is clear when FIG. 1 is compared with FIG. It has become. At the same time, the width of the circuit pattern 4 on the back surface of the circuit board 2 is also about twice that of the circuit pattern 3 on the front surface. As shown in FIG. 2, the tapered shape of the through hole 5 is the inter-circuit direction between the circuit patterns 3, 3,..., 4, 4. In addition to the direction, the circuit patterns 3 and 4 have a taper shape that expands in the circuit extending direction, that is, in both the vertical directions of FIGS. However, the shape is not limited to such a shape expanded in both directions, and is expanded toward one of the adjacent circuit patterns 3, 3,..., 4, 4,. An open tapered shape may be used.

このように、スルーホール5をテーパ状にすることにより、アスペクト比が見掛けは例えば10倍になっても、実質的には5倍程度であって、そのためスルーホール内を触媒溶液や無電解溶液が円滑に循環して流動し、触媒の析出、めっき析出を確実にする。また、スルーホール成形用のピン自体も断面台形状に形成できるようになり破損する危険性も顕著に低下する。   Thus, by making the through hole 5 tapered, even if the aspect ratio is apparently 10 times, for example, the aspect ratio is substantially about 5 times. Therefore, the inside of the through hole is a catalyst solution or an electroless solution. Smoothly circulates and flows, ensuring catalyst deposition and plating deposition. Further, the through-hole forming pins themselves can be formed in a trapezoidal cross section, and the risk of breakage is significantly reduced.

また、近年になり回路パターン3,4のピッチは、極端に限界近くまで狭く成形されているため、この回路パターンに、例えばリード線端子を半田付けして実装する時、この半田、特にペースト状半田の飛沫が飛散して隣接する回路パターン3,3間を短絡してしまう危険性があるため、この飛散防止のために、回路パターン間には隔壁6が形成してある。   In recent years, the pitch of the circuit patterns 3 and 4 has been extremely narrowed to near the limit. Therefore, when soldering and mounting, for example, a lead wire terminal to this circuit pattern, this solder, particularly in a paste form Since there is a risk that the splash of solder will be scattered and the circuit patterns 3 and 3 adjacent to each other will be short-circuited, a partition wall 6 is formed between the circuit patterns in order to prevent this scattering.

次に、図4の(A)〜(F)を参照して、本発明に係る立体回路基板の製造工程について説明する。図4(A)は金型を閉じた状態でキャビティ内にめっきグレードの液晶ポリマーを射出して成形された一次成形品20を示し、この一次成形品の外形形状は最終製品である回路基板2に合致するもので、この一次成形品にはスルーホール5が成形用ピンにより形成してある。この液晶ポリマーは芳香族系ポリエステルが使用される。一次成形品20は、めっき処理されるが、まず図4(B)に示すように、その表面は化学エッチングにより粗化された面20aになる。エッチング処理は、例えばカ性ソーダまたはカ性カリを所定濃度に溶解したアルカリ性水溶液を所定温度に加熱し、一次成形品20を所定時間浸漬して行なう。その後、一次成形品20は、再度金型に挿置される。この時、金型には一次成形品20の外周に所定の空隙を有する形状のキャビティが形成されており、この金型が閉じた状態で、マスク剤としてアキシアルキレン基含有ポリビニルアルコール系樹脂(例えば、「エコマティAX」日本合成化学工業社の商品名)を射出成形して、図4(C)に示すように所定の表面にはマスク7が形成された二次成形品200となる。そこで、図4(D)に示すように二次成形品200の粗化面20aにパラジウム、金などによる触媒8を付与する。この触媒付与は公知方法のもので、例えば、銀、パラジウム系の混合触媒液に二次成形品200を浸漬した後、塩酸、硫酸などの酸で活性化し、表面にパラジウムを析出させる。または、塩化第1錫などの比較的強い還元剤を表面に吸着させ、金などの貴金属イオンを含む触媒溶液に浸漬し、この時、スルーホール5が前記したようにテーパ状であるため触媒溶液が円滑に循環して表面に金を確実に析出させる。   Next, with reference to (A)-(F) of FIG. 4, the manufacturing process of the three-dimensional circuit board which concerns on this invention is demonstrated. FIG. 4A shows a primary molded product 20 formed by injecting a plating grade liquid crystal polymer into the cavity with the mold closed, and the outer shape of the primary molded product is the circuit board 2 which is the final product. In this primary molded product, a through hole 5 is formed by a molding pin. As this liquid crystal polymer, an aromatic polyester is used. The primary molded product 20 is plated, but first, as shown in FIG. 4B, the surface becomes a surface 20a roughened by chemical etching. The etching process is performed, for example, by heating an alkaline aqueous solution in which caustic soda or caustic potash is dissolved at a predetermined concentration to a predetermined temperature and immersing the primary molded product 20 for a predetermined time. Thereafter, the primary molded product 20 is inserted into the mold again. At this time, a cavity having a shape having a predetermined gap is formed on the outer periphery of the primary molded product 20 in the mold, and with this mold closed, an axylene group-containing polyvinyl alcohol resin (for example, a mask agent) , “Ecomati AX” (trade name of Nippon Synthetic Chemical Industry Co., Ltd.) is injection molded to form a secondary molded product 200 in which a mask 7 is formed on a predetermined surface as shown in FIG. Therefore, as shown in FIG. 4D, a catalyst 8 made of palladium, gold, or the like is applied to the roughened surface 20a of the secondary molded product 200. This catalyst application is a known method. For example, after the secondary molded product 200 is immersed in a mixed catalyst solution of silver and palladium, the catalyst is activated with an acid such as hydrochloric acid or sulfuric acid to deposit palladium on the surface. Alternatively, a relatively strong reducing agent such as stannous chloride is adsorbed on the surface and immersed in a catalyst solution containing noble metal ions such as gold. At this time, since the through hole 5 is tapered as described above, the catalyst solution Circulates smoothly and deposits gold on the surface reliably.

次に、図4(E)に示すように、二次成形品200を湯中にて加熱して、二次成形によって成形されたマスク7の部分を湯中に溶出させる。これは二次成形品200を80℃の湯中に10分間入れておくと、「エコマティAX」は完全に湯内に完全に溶出する。そこで、図4(F)に示すように、触媒付与部分をめっきして回路パターン3,4を形成するが、この時、スルーホール5が、前記したようにテーパ状であるため、このスルーホール内を無電解溶液が円滑に循環し、流動するため、めっきが確実に形成できる。このめっきは化学銅めっき、または化学ニッケルメッキなどが用いられる。最後に熱処理して内部の水分を除去して導電性回路を形成する工程を終了し、立体回路基板1が完成する。   Next, as shown in FIG. 4 (E), the secondary molded product 200 is heated in hot water to elute the portion of the mask 7 formed by the secondary molding into hot water. When the secondary molded product 200 is placed in hot water at 80 ° C. for 10 minutes, “Ecomati AX” is completely dissolved in the hot water. Therefore, as shown in FIG. 4F, the catalyst application portion is plated to form circuit patterns 3 and 4. At this time, since the through hole 5 is tapered as described above, this through hole is formed. Since the electroless solution smoothly circulates and flows inside, plating can be formed reliably. For this plating, chemical copper plating or chemical nickel plating is used. Finally, the process of forming the conductive circuit by removing the moisture inside by heat treatment is completed, and the three-dimensional circuit board 1 is completed.

以上の実施の形態における立体回路基板1では、一方の回路パターン、例えば上面の回路パターン3に電子素子がはんだ実装され、反対側の回路パターン4を接点として使用する方法において、このはんだ実装時のフラックスやはんだが、スルーホール5内を通過して回路パターン4の接点面に流出し、そのため接点としての機能が阻害されることがある。   In the three-dimensional circuit board 1 in the above embodiment, an electronic element is solder-mounted on one circuit pattern, for example, the circuit pattern 3 on the upper surface, and the circuit pattern 4 on the opposite side is used as a contact. The flux or solder passes through the through hole 5 and flows out to the contact surface of the circuit pattern 4, so that the function as a contact may be hindered.

そこで、他の実施の形態を図8〜10を参照して説明すると、スルーホール5はめっき30で埋められ、この埋められためっきの内部はコーン状の中空状になっており、このめっきの下端は下面の回路パターン40になっている。その他の構成は前記の実施の形態と同一で、同一符号を付している。そのため、この実施の形態によると、はんだ実装時のフラックスの洗浄工程が省略でき、さらにはんだの流出を阻止できるので、立体回路の信頼性がより高くなる。   Therefore, another embodiment will be described with reference to FIGS. 8 to 10. The through hole 5 is filled with a plating 30, and the inside of the filled plating is a cone-like hollow shape. The lower end is a circuit pattern 40 on the lower surface. Other configurations are the same as those of the above-described embodiment, and are denoted by the same reference numerals. Therefore, according to this embodiment, the flux cleaning process at the time of solder mounting can be omitted, and further, the outflow of solder can be prevented, so that the reliability of the three-dimensional circuit becomes higher.

発明の活用例として、折畳み式携帯電話の回路部と液晶表示面との折畳み部を、同軸ケーブルを介して接続するコネクタとして利用できる。   As an application example of the invention, the folding part between the circuit part of the folding cellular phone and the liquid crystal display surface can be used as a connector for connecting via a coaxial cable.

回路基板の平面図Circuit board top view 図1のa−a線拡大断面図Aa line expanded sectional view of FIG. 回路基板の底面図Bottom view of circuit board (A)〜(F)は製造工程を示す断面図(A)-(F) is sectional drawing which shows a manufacturing process 従来例の平面図Plan view of conventional example 図5のa−a線断面図Aa line sectional view of FIG. 従来例の底面図Bottom view of conventional example 他の実施の形態を示す平面図Plan view showing another embodiment 図8のb−b線断面図Bb line sectional view of FIG. 他の実施の形態における底面図Bottom view in another embodiment

符号の説明Explanation of symbols

1 立体回路基板
2 回路基板
3 回路パターン
4 回路パターン
5 スルーホール
6 隔壁
20 一次成形品
30 回路パターン
40 回路パターン
DESCRIPTION OF SYMBOLS 1 3D circuit board 2 Circuit board 3 Circuit pattern 4 Circuit pattern 5 Through hole 6 Bulkhead
20 Primary molded product 30 Circuit pattern 40 Circuit pattern

Claims (4)

絶縁材料で射出成形された一次成形品に成形用ピンによりスルーホールを成形し
上記一次成形品からなる回路基板の両面にめっき処理により導電材料からなる所定の回路パターンを形成し
上記スルーホールに上記回路基板の両面の回路パターンを電気的に導通させる導体層を形成するものであって
上記スルーホールの形状は隣接する回路パターン間方向に狭く、回路延伸方向に長い
ことを特徴とする立体回路基板の製造方法
Forming a through hole with a molding pin in a primary molded product injection-molded with an insulating material ,
Forming a predetermined circuit pattern made of a conductive material by plating on both surfaces of a circuit board consisting of the primary molded article,
A forms a conductive layer for electrically connecting both sides of the circuit pattern of the circuit board in the through hole,
The method of manufacturing a three-dimensional circuit board , wherein the shape of the through hole is narrow in a direction between adjacent circuit patterns and long in a circuit extending direction.
請求項1記載のスルーホールの断面形状は、隣接する回路パターン間方向、回路延伸方向の少なくとも一方向に向けてテーパ状であることを特徴とする立体回路基板の製造方法2. The method of manufacturing a three-dimensional circuit board according to claim 1, wherein a cross-sectional shape of the through hole is tapered toward at least one direction between adjacent circuit patterns and a circuit extending direction. 請求項1または2において、隣接する回路パターン間に隔壁を形成することを特徴とする立体回路基板の製造方法3. The method for manufacturing a three-dimensional circuit board according to claim 1, wherein a partition wall is formed between adjacent circuit patterns. 請求項1〜3のいずれか1において、上記スルーホールはこのスルーホール内をめっきで埋めたブラインドスルーホールであることを特徴とする立体回路基板の製造方法4. The method of manufacturing a three-dimensional circuit board according to claim 1, wherein the through hole is a blind through hole in which the inside of the through hole is filled with plating.
JP2004061150A 2003-10-31 2004-03-04 Manufacturing method of three-dimensional circuit board Expired - Fee Related JP3747043B2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2004061150A JP3747043B2 (en) 2003-10-31 2004-03-04 Manufacturing method of three-dimensional circuit board
PCT/JP2005/002483 WO2005086548A1 (en) 2004-03-04 2005-02-17 Three-dimensional circuit board
CNA2005800052236A CN1977572A (en) 2004-03-04 2005-02-17 Circuit substrate for solid configuration
EP05710333A EP1722613B1 (en) 2004-03-04 2005-02-17 Method for manufacturing a three-dimensional circuit board
US11/513,478 US8528202B2 (en) 2004-03-04 2005-02-17 Method for manufacturing a three dimensional circuit board

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2003372284 2003-10-31
JP2004061150A JP3747043B2 (en) 2003-10-31 2004-03-04 Manufacturing method of three-dimensional circuit board

Publications (2)

Publication Number Publication Date
JP2005159261A JP2005159261A (en) 2005-06-16
JP3747043B2 true JP3747043B2 (en) 2006-02-22

Family

ID=34741262

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004061150A Expired - Fee Related JP3747043B2 (en) 2003-10-31 2004-03-04 Manufacturing method of three-dimensional circuit board

Country Status (1)

Country Link
JP (1) JP3747043B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5455116B2 (en) * 2009-10-24 2014-03-26 京セラSlcテクノロジー株式会社 Wiring board and manufacturing method thereof

Also Published As

Publication number Publication date
JP2005159261A (en) 2005-06-16

Similar Documents

Publication Publication Date Title
US6593535B2 (en) Direct inner layer interconnect for a high speed printed circuit board
KR100990618B1 (en) A printed circuit board comprising landless viahole and method for manufacturing the same
US8309856B2 (en) Circuit board and manufacturing method thereof
US20070272436A1 (en) Printed circuit board unit
CN104717826B (en) A kind of method for making plating golden circuit board and plating golden circuit board
CN102025051A (en) Electrical connector for circuit board
TWI487218B (en) Connector structure, female connector and male connector
JP3747043B2 (en) Manufacturing method of three-dimensional circuit board
EP1926358B1 (en) Molding circuit component and process for producing the same
US8528202B2 (en) Method for manufacturing a three dimensional circuit board
TWI450656B (en) Printed circuit board and method for manufacturing same
CN107770958B (en) Waveguide groove of PCB (printed Circuit Board) and manufacturing method of waveguide groove of PCB
TW201316869A (en) 3D curved surface laser penetrating and hole-filling circuit method
JP2009123567A (en) Synthetic resin spring having conductive circuit
JPH10233563A (en) Printed-wiring board and its manufacture
JP2014232785A (en) Printed wiring board
CN213755112U (en) Printed circuit board and electric device
JP5006746B2 (en) Three-dimensional circuit component structure
JP2011060969A (en) Manufacturing method for wiring substrate
JP2002016330A (en) Substrate for mounting component and its manufacturing method
JPH0324789A (en) Multilayer connection structure of circuit board
JP6422783B2 (en) Loop antenna and method of manufacturing loop antenna
JPH0669634A (en) Manufacture of printed wiring board
KR920010781B1 (en) Process for plating a printed circuit board
KR20120048983A (en) Method for fabricating printed circuit board

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050510

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050622

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050719

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050816

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20051101

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20051125

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091202

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101202

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111202

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111202

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121202

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131202

Year of fee payment: 8

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees