JP3736509B2 - 演算装置及びその演算方法 - Google Patents
演算装置及びその演算方法 Download PDFInfo
- Publication number
- JP3736509B2 JP3736509B2 JP2002226604A JP2002226604A JP3736509B2 JP 3736509 B2 JP3736509 B2 JP 3736509B2 JP 2002226604 A JP2002226604 A JP 2002226604A JP 2002226604 A JP2002226604 A JP 2002226604A JP 3736509 B2 JP3736509 B2 JP 3736509B2
- Authority
- JP
- Japan
- Prior art keywords
- processing
- calculation
- configuration information
- arithmetic
- conditional
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3842—Speculative instruction execution
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
- G06F9/3893—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
- G06F9/3895—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros
- G06F9/3897—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros with adaptable data path
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Microcomputers (AREA)
- Executing Machine-Instructions (AREA)
- Devices For Executing Special Programs (AREA)
- Stored Programmes (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002226604A JP3736509B2 (ja) | 2002-08-02 | 2002-08-02 | 演算装置及びその演算方法 |
| US10/625,871 US7017033B2 (en) | 2002-08-02 | 2003-07-24 | Arithmetic apparatus and arithmetic method |
| EP03291947A EP1391829A3 (en) | 2002-08-02 | 2003-08-01 | Arithmetic apparatus and arithmetic method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002226604A JP3736509B2 (ja) | 2002-08-02 | 2002-08-02 | 演算装置及びその演算方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2004070524A JP2004070524A (ja) | 2004-03-04 |
| JP2004070524A5 JP2004070524A5 (cg-RX-API-DMAC10.html) | 2005-04-07 |
| JP3736509B2 true JP3736509B2 (ja) | 2006-01-18 |
Family
ID=31185080
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002226604A Expired - Fee Related JP3736509B2 (ja) | 2002-08-02 | 2002-08-02 | 演算装置及びその演算方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7017033B2 (cg-RX-API-DMAC10.html) |
| EP (1) | EP1391829A3 (cg-RX-API-DMAC10.html) |
| JP (1) | JP3736509B2 (cg-RX-API-DMAC10.html) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007207136A (ja) * | 2006-02-06 | 2007-08-16 | Nec Corp | データ処理装置、データ処理方法、及びデータ処理プログラム |
| JP5589479B2 (ja) | 2010-03-25 | 2014-09-17 | 富士ゼロックス株式会社 | データ処理装置 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4761755A (en) * | 1984-07-11 | 1988-08-02 | Prime Computer, Inc. | Data processing system and method having an improved arithmetic unit |
| US5729757A (en) * | 1985-05-20 | 1998-03-17 | Shekels; Howard D. | Super-computer system architectures using status memory to alter program |
| US5440704A (en) * | 1986-08-26 | 1995-08-08 | Mitsubishi Denki Kabushiki Kaisha | Data processor having branch predicting function |
| US5202995A (en) * | 1989-10-12 | 1993-04-13 | International Business Machines Corporation | Method for removing invariant branches from instruction loops of a computer program |
| US5301344A (en) * | 1991-01-29 | 1994-04-05 | Analogic Corporation | Multibus sequential processor to perform in parallel a plurality of reconfigurable logic operations on a plurality of data sets |
| US5729726A (en) * | 1995-10-02 | 1998-03-17 | International Business Machines Corporation | Method and system for performance monitoring efficiency of branch unit operation in a processing system |
| US6247036B1 (en) * | 1996-01-22 | 2001-06-12 | Infinite Technology Corp. | Processor with reconfigurable arithmetic data path |
| US5974435A (en) * | 1997-08-28 | 1999-10-26 | Malleable Technologies, Inc. | Reconfigurable arithmetic datapath |
| US6032252A (en) * | 1997-10-28 | 2000-02-29 | Advanced Micro Devices, Inc. | Apparatus and method for efficient loop control in a superscalar microprocessor |
| JP3611714B2 (ja) * | 1998-04-08 | 2005-01-19 | 株式会社ルネサステクノロジ | プロセッサ |
| JP2003067183A (ja) * | 2001-08-24 | 2003-03-07 | Matsushita Electric Ind Co Ltd | 半導体集積回路および命令処理方法 |
-
2002
- 2002-08-02 JP JP2002226604A patent/JP3736509B2/ja not_active Expired - Fee Related
-
2003
- 2003-07-24 US US10/625,871 patent/US7017033B2/en not_active Expired - Fee Related
- 2003-08-01 EP EP03291947A patent/EP1391829A3/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| EP1391829A2 (en) | 2004-02-25 |
| EP1391829A3 (en) | 2007-01-17 |
| US20040153485A1 (en) | 2004-08-05 |
| JP2004070524A (ja) | 2004-03-04 |
| US7017033B2 (en) | 2006-03-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN115357356B (zh) | 基于计算图优化的算子间并行调度方法、设备和介质 | |
| JP4277042B2 (ja) | 演算処理装置 | |
| JP2009116854A (ja) | スキャン演算を遂行するシステム、方法、及びコンピュータ・プログラムプロダクト | |
| JPH04172533A (ja) | 電子計算機 | |
| JP6079433B2 (ja) | 移動平均処理プログラム、及びプロセッサ | |
| Shahrouzi et al. | HDL code optimizations: Impact on hardware implementations and CAD tools | |
| Pham‐Quoc et al. | A high‐performance fpga‐based bwa‐mem dna sequence alignment | |
| US12368571B1 (en) | Computing system for fully homomorphic encryption applications using parallelizable hybrid bootstrapping | |
| CN117708475B (zh) | 一种基于rvv1.0扩展的复数序列fft蝶形运算方法 | |
| Gurumani et al. | High-level synthesis of multiple dependent CUDA kernels on FPGA | |
| Jones et al. | Vicuna2. 0: Risc-v embedded vector unit with half-precision floating-point support for tinyml | |
| Bouridane et al. | A high level FPGA-based abstract machine for image processing | |
| JP2004070524A (ja) | 演算装置及びその演算方法 | |
| Lesniak et al. | Approximate accelerators: A case study using runtime reconfigurable processors | |
| Molina et al. | Bit-level scheduling of heterogeneous behavioural specifications | |
| CN113283593A (zh) | 一种卷积运算协处理器及基于该处理器的快速卷积方法 | |
| JPH11232077A (ja) | 情報処理システム | |
| Yeniceri et al. | An emulated digital wave computer core implementation | |
| JP3462670B2 (ja) | 演算実行方法及び演算装置 | |
| Kim et al. | Application-Specific AI/ML Core Synthesis on FPGA | |
| Bhosale et al. | Implementation of Special Load and Store Instruction for the RST Unit | |
| JP2021018585A (ja) | 情報処理装置及び情報処理方法 | |
| US20250036363A1 (en) | Flooring divide using multiply with right shift | |
| Monteiro | Approximate computing strategies for optimizing power efficient design of gaussian filter architectures based on multiplierless constant multiplication | |
| JPH0460719A (ja) | 電子計算機、プログラマブル論理回路及びプログラム処理方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040426 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040426 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050712 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20050719 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050907 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20051004 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20051017 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081104 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091104 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091104 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101104 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111104 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121104 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131104 Year of fee payment: 8 |
|
| LAPS | Cancellation because of no payment of annual fees |