JP2004070524A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2004070524A5 JP2004070524A5 JP2002226604A JP2002226604A JP2004070524A5 JP 2004070524 A5 JP2004070524 A5 JP 2004070524A5 JP 2002226604 A JP2002226604 A JP 2002226604A JP 2002226604 A JP2002226604 A JP 2002226604A JP 2004070524 A5 JP2004070524 A5 JP 2004070524A5
- Authority
- JP
- Japan
- Prior art keywords
- configuration information
- storage unit
- arithmetic
- operation data
- data storage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000013500 data storage Methods 0.000 description 14
- 238000000034 method Methods 0.000 description 7
- 230000006870 function Effects 0.000 description 1
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002226604A JP3736509B2 (ja) | 2002-08-02 | 2002-08-02 | 演算装置及びその演算方法 |
| US10/625,871 US7017033B2 (en) | 2002-08-02 | 2003-07-24 | Arithmetic apparatus and arithmetic method |
| EP03291947A EP1391829A3 (en) | 2002-08-02 | 2003-08-01 | Arithmetic apparatus and arithmetic method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002226604A JP3736509B2 (ja) | 2002-08-02 | 2002-08-02 | 演算装置及びその演算方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2004070524A JP2004070524A (ja) | 2004-03-04 |
| JP2004070524A5 true JP2004070524A5 (cg-RX-API-DMAC10.html) | 2005-04-07 |
| JP3736509B2 JP3736509B2 (ja) | 2006-01-18 |
Family
ID=31185080
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002226604A Expired - Fee Related JP3736509B2 (ja) | 2002-08-02 | 2002-08-02 | 演算装置及びその演算方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7017033B2 (cg-RX-API-DMAC10.html) |
| EP (1) | EP1391829A3 (cg-RX-API-DMAC10.html) |
| JP (1) | JP3736509B2 (cg-RX-API-DMAC10.html) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007207136A (ja) * | 2006-02-06 | 2007-08-16 | Nec Corp | データ処理装置、データ処理方法、及びデータ処理プログラム |
| JP5589479B2 (ja) | 2010-03-25 | 2014-09-17 | 富士ゼロックス株式会社 | データ処理装置 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4761755A (en) * | 1984-07-11 | 1988-08-02 | Prime Computer, Inc. | Data processing system and method having an improved arithmetic unit |
| US5729757A (en) * | 1985-05-20 | 1998-03-17 | Shekels; Howard D. | Super-computer system architectures using status memory to alter program |
| US5440704A (en) * | 1986-08-26 | 1995-08-08 | Mitsubishi Denki Kabushiki Kaisha | Data processor having branch predicting function |
| US5202995A (en) * | 1989-10-12 | 1993-04-13 | International Business Machines Corporation | Method for removing invariant branches from instruction loops of a computer program |
| US5301344A (en) * | 1991-01-29 | 1994-04-05 | Analogic Corporation | Multibus sequential processor to perform in parallel a plurality of reconfigurable logic operations on a plurality of data sets |
| US5729726A (en) * | 1995-10-02 | 1998-03-17 | International Business Machines Corporation | Method and system for performance monitoring efficiency of branch unit operation in a processing system |
| US6247036B1 (en) * | 1996-01-22 | 2001-06-12 | Infinite Technology Corp. | Processor with reconfigurable arithmetic data path |
| US5974435A (en) * | 1997-08-28 | 1999-10-26 | Malleable Technologies, Inc. | Reconfigurable arithmetic datapath |
| US6032252A (en) * | 1997-10-28 | 2000-02-29 | Advanced Micro Devices, Inc. | Apparatus and method for efficient loop control in a superscalar microprocessor |
| JP3611714B2 (ja) * | 1998-04-08 | 2005-01-19 | 株式会社ルネサステクノロジ | プロセッサ |
| JP2003067183A (ja) * | 2001-08-24 | 2003-03-07 | Matsushita Electric Ind Co Ltd | 半導体集積回路および命令処理方法 |
-
2002
- 2002-08-02 JP JP2002226604A patent/JP3736509B2/ja not_active Expired - Fee Related
-
2003
- 2003-07-24 US US10/625,871 patent/US7017033B2/en not_active Expired - Fee Related
- 2003-08-01 EP EP03291947A patent/EP1391829A3/en not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| RU2263947C2 (ru) | Целочисленное умножение высокого порядка с округлением и сдвигом в архитектуре с одним потоком команд и множеством потоков данных | |
| US6370558B1 (en) | Long instruction word controlling plural independent processor operations | |
| JP3573808B2 (ja) | 論理演算装置 | |
| EP1293891B1 (en) | Arithmetic processor accomodating different finite field size | |
| JP3750820B2 (ja) | パック・データの乗加算演算を実行する装置 | |
| US8239438B2 (en) | Method and apparatus for implementing a multiple operand vector floating point summation to scalar function | |
| US20040122887A1 (en) | Efficient multiplication of small matrices using SIMD registers | |
| CN107665126A (zh) | 用于外积累加操作的处理器和方法 | |
| MX2008010873A (es) | Procesador de punto de flotacion con requerimientos de potencia reducidos para suprecision seleccionable. | |
| US8239439B2 (en) | Method and apparatus implementing a minimal area consumption multiple addend floating point summation function in a vector microprocessor | |
| CN101436121A (zh) | 用于使用并行处理器架构执行扫描操作的方法及设备 | |
| JP4349265B2 (ja) | プロセッサ | |
| US20120072704A1 (en) | "or" bit matrix multiply vector instruction | |
| US6173305B1 (en) | Division by iteration employing subtraction and conditional source selection of a prior difference or a left shifted remainder | |
| US20080288756A1 (en) | "or" bit matrix multiply vector instruction | |
| US6633896B1 (en) | Method and system for multiplying large numbers | |
| US20100115232A1 (en) | Large integer support in vector operations | |
| US20180349097A1 (en) | Processor with efficient arithmetic units | |
| US7590235B2 (en) | Reduction calculations in elliptic curve cryptography | |
| Lenngren | Assembly optimised Curve25519 and Curve448 implementations for ARM Cortex-M4 and Cortex-M33 | |
| EP1936492A1 (en) | SIMD processor with reduction unit | |
| JP2001084242A (ja) | 可変演算プロセッサ | |
| JP4309216B2 (ja) | 演算処理回路 | |
| CN101419542B (zh) | 数据处理装置及其方法 | |
| WO2008077803A1 (en) | Simd processor with reduction unit |