JP3186113B2 - Power amplifier - Google Patents

Power amplifier

Info

Publication number
JP3186113B2
JP3186113B2 JP25735091A JP25735091A JP3186113B2 JP 3186113 B2 JP3186113 B2 JP 3186113B2 JP 25735091 A JP25735091 A JP 25735091A JP 25735091 A JP25735091 A JP 25735091A JP 3186113 B2 JP3186113 B2 JP 3186113B2
Authority
JP
Japan
Prior art keywords
power amplifier
distortion
signal
maximum value
detector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP25735091A
Other languages
Japanese (ja)
Other versions
JPH05102739A (en
Inventor
准 溝江
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP25735091A priority Critical patent/JP3186113B2/en
Publication of JPH05102739A publication Critical patent/JPH05102739A/en
Application granted granted Critical
Publication of JP3186113B2 publication Critical patent/JP3186113B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Amplifiers (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は電力増幅器に関し、特に
マイクロ波帯及びミリ波帯で用いられる自動歪補正回路
を備えた電力増幅器に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a power amplifier, and more particularly to a power amplifier having an automatic distortion correction circuit used in a microwave band and a millimeter wave band.

【0002】[0002]

【従来の技術】従来の電力増幅器は図3に示すように、
電力増幅器28の入力部に歪補正回路27を備えてい
る。
2. Description of the Related Art As shown in FIG.
A distortion correction circuit 27 is provided at the input of the power amplifier 28.

【0003】次に従来例の動作について説明する。入力
信号は分配器22により2つの経路に分けられる。経路
1では、歪発生器23が入力信号を相殺し、かつ予想さ
れる歪量を発生する。次に可変減衰器24ではその歪み
量の振幅を可変する。経路2では入力信号の位相を可変
位相器26により移相している。経路1,2の出力信号
は合成器25で合成されるが、この合成信号は任意の振
幅の歪量と位相を持つ歪み信号になる。この歪み信号は
電力増幅器内で受ける歪の逆位相でかつ同振幅の歪をも
った入力信号として設定される。この歪信号が電力増幅
器28に入力して電力増幅器で生じる歪と相殺して結果
として出力は歪のない信号になる。
Next, the operation of the conventional example will be described. The input signal is split by the splitter 22 into two paths. In the path 1, the distortion generator 23 cancels the input signal and generates an expected distortion amount. Next, the variable attenuator 24 varies the amplitude of the distortion amount. In the path 2, the phase of the input signal is shifted by the variable phase shifter 26. The output signals of the paths 1 and 2 are combined by the combiner 25, and the combined signal becomes a distortion signal having a distortion amount and a phase with an arbitrary amplitude. This distortion signal is set as an input signal having a phase opposite to that of the distortion received in the power amplifier and having the same amplitude. This distortion signal is input to the power amplifier 28 and cancels the distortion generated by the power amplifier, resulting in a signal without distortion.

【0004】[0004]

【発明が解決しようとする課題】この従来の電力増幅器
では、広帯域にわたり複数の周波数帯域に配置された信
号を有する場合に、電力増幅器が有する周波数特性の帯
域ごとに異なる歪みに対して入力周波数の歪量の変化を
個別に補正できないので、広帯域で歪量を補正できない
欠点があった。
In this conventional power amplifier, when signals arranged in a plurality of frequency bands over a wide band are used, the input frequency is not affected by distortion different for each frequency characteristic band of the power amplifier. Since the change in the distortion amount cannot be individually corrected, there is a disadvantage that the distortion amount cannot be corrected in a wide band.

【0005】[0005]

【課題を解決するための手段】本発明の電力増幅器は、
複数個の帯域に分れて配置された信号を共通増幅する電
力増幅器本体と、この電力増幅器本体の入力側に設けら
れ前記電力増幅器で発生する混変調歪を補正するための
歪補正回路を有する電力増幅器において、前記電力増幅
器の出力信号の一部を分岐し検波する出力信号の検波器
と、前記電力増幅器の出力側に設けられ混変調歪が発生
すると予想される周波数帯域のみを通過させる複数の帯
域フィルタと、これら帯域フィルタが出力する歪信号を
それぞれ検波する複数の歪信号の検波器と、これら複数
の歪信号の検波器の検波電圧をそれぞれ受けて検波電圧
の最大値を検出する最大値検出回路と、前記出力信号の
検波器の検波電圧と前記最大値検出回路により検出され
た検波電圧の最大値との差の電圧を求める減算器と、こ
の減算器の出力信号を基に信号対歪の比が最大となるよ
うに前記歪補正回路を制御する比較器とを備えている。
SUMMARY OF THE INVENTION A power amplifier according to the present invention comprises:
A power amplifier body for commonly amplifying signals arranged in a plurality of bands and a power amplifier body provided on an input side of the power amplifier body .
For correcting the cross-modulation distortion generated in the power amplifier.
A power amplifier having a distortion correction circuit,
An output signal detector for branching and detecting a part of the output signal of the power amplifier, and an intermodulation distortion generated at the output side of the power amplifier.
Multiple bands that pass only the expected frequency band
Band filters and the distortion signals output by these band filters
A detector of the plurality of distortion signals for detecting each of the plurality
Received the detection voltage of the detector of the distortion signal of the
A maximum value detection circuit for detecting the maximum value of
The detection voltage of the detector is detected by the maximum value detection circuit.
And a subtractor for obtaining the voltage difference between the maximum value of the detection voltage, the ratio of the signal versus strain based on the output signal of the subtracter and a comparator for controlling the distortion compensation circuit so as to maximize I have.

【0006】[0006]

【実施例】次に本発明について図面を参照して説明す
る。図1は本発明の一実施例のブロック図である。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings. FIG. 1 is a block diagram of one embodiment of the present invention.

【0007】図1の実施例は電力増幅器3の出力側に信
号検波器5と歪信号を抽出する帯域フィルタ6,7を有
する検波器8,9を備えている。帯域フィルタ6,7
は、混変調歪が発生すると予想される周波数帯域のみが
通過するフィルタであり、これによってそれぞれ、検波
器8,9では、混変調歪だけが検波される。複数個の歪
用の検波器8,9のそれぞれの検波電圧の最大値を最大
値検出回路10で歪検波電圧とする。次に信号検波器5
の信号成分の検波電圧と歪検波電圧との差を減算回路1
1で求め、その差と入力される参照電圧13とを比較器
12で行ない、歪み信号を発生する歪補正回路2に帰還
する。今図2の信号配置図に示すように、複数の信号波
15,16,17に対応する歪信号を混変調歪18,1
9,20とすると、初期設定を行なえば信号対各歪みの
比率が定められる。すなわち、信号がf1 からf2 及び
N に存在する場合に、フィルタ6,7をf1 +△f、
2 +△f2 …fN +△fの帯域通過フィルタ8,9〜
Nとすることで、増幅器の周波数特性からくる歪量の周
波数特性を自動に補正できる。
The embodiment shown in FIG. 1 includes a signal detector 5 and detectors 8 and 9 having bandpass filters 6 and 7 for extracting a distortion signal on the output side of the power amplifier 3. Band filters 6,7
Is a filter that passes only the frequency band in which the cross-modulation distortion is expected to occur, whereby the detectors 8 and 9 detect only the cross-modulation distortion. The maximum value of the detection voltage of each of the plurality of distortion detectors 8 and 9 is set as a distortion detection voltage by the maximum value detection circuit 10. Next, the signal detector 5
Circuit 1 subtracts the difference between the detection voltage of the signal component of
1, the difference and the input reference voltage 13 are calculated by the comparator 12 and fed back to the distortion correction circuit 2 for generating a distortion signal. As shown in the signal arrangement diagram of FIG. 2, the distortion signals corresponding to the plurality of signal waves 15, 16, and 17 are mixed with the intermodulation distortions 18 and 1 respectively.
Assuming that the ratio is 9, 20, the ratio of the signal to each distortion is determined by performing the initial setting. That is, when the signals are present at f 1 to f 2 and f N , the filters 6 and 7 are switched to f 1 + △ f,
f 2 + Δf 2 ... f N + Δf band pass filters 8, 9 to
By setting N, the frequency characteristic of the amount of distortion due to the frequency characteristic of the amplifier can be automatically corrected.

【0008】[0008]

【発明の効果】以上説明したように本発明は、複数個の
混変調歪検波器と、減算器と、比較器と、歪補正回路と
を備えることにより、電力増幅器の複数の帯域に分散さ
れた歪量を複数の各信号に応じて歪み補正することがで
きる効果がある。
As described above, the present invention includes a plurality of cross-modulation distortion detectors, a subtractor, a comparator, and a distortion correction circuit, thereby distributing the signals to a plurality of bands of a power amplifier. There is an effect that the distortion amount can be corrected in accordance with a plurality of signals.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例のブロック図である。FIG. 1 is a block diagram of one embodiment of the present invention.

【図2】本実施例の信号配置の説明図である。FIG. 2 is an explanatory diagram of a signal arrangement according to the present embodiment.

【図3】従来の電力増幅器のブロック図である。FIG. 3 is a block diagram of a conventional power amplifier.

【符号の説明】[Explanation of symbols]

1 入力端子 4 出力端子 2,27 歪補正回路 3,28 電力増幅器 5,8,9 検波器 6,7 帯域通過フィルタ 10 最大値検出回路 11 減算回路 12 比較器 13 参照電圧 DESCRIPTION OF SYMBOLS 1 Input terminal 4 Output terminal 2, 27 Distortion correction circuit 3, 28 Power amplifier 5, 8, 9 Detector 6, 7 Bandpass filter 10 Maximum value detection circuit 11 Subtraction circuit 12 Comparator 13 Reference voltage

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 複数個の帯域に分れて配置された信号を
共通増幅する電力増幅器本体と、この電力増幅器本体の
入力側に設けられ前記電力増幅器で発生する混変調歪を
補正するための歪補正回路を有する電力増幅器におい
て、前記電力増幅器の出力信号の一部を分岐し検波する
出力信号の検波器と、前記電力増幅器の出力側に設けら
れ混変調歪が発生すると予想される周波数帯域のみを通
過させる複数の帯域フィルタと、これら帯域フィルタが
出力する歪信号をそれぞれ検波する複数の歪信号の検波
器と、これら複数の歪信号の検波器の検波電圧をそれぞ
れ受けて検波電圧の最大値を検出する最大値検出回路
と、前記出力信号の検波器の検波電圧と前記最大値検出
回路により検出された検波電圧の最大値との差の電圧を
求める減算器と、この減算器の出力信号を基に信号対歪
の比が最大となるように前記歪補正回路を制御する比較
とを備えていることを特徴とする電力増幅器。
1. A power amplifier body for commonly amplifying signals arranged in a plurality of bands and a power amplifier body
Intermodulation distortion generated in the power amplifier provided on the input side
Power amplifier with distortion correction circuit for correction
To branch and detect a part of the output signal of the power amplifier.
An output signal detector and an output side of the power amplifier.
Pass only in the frequency band where intermodulation distortion is expected to occur.
And the bandpass filters that
A detector of the plurality of distortion signals for detecting the distortion signal, respectively to output the detection voltage of the detector of the plurality of distorted signals that
Maximum value detection circuit that detects the maximum value of the detection voltage
And a detection voltage of the detector of the output signal and detection of the maximum value.
A subtractor for obtaining a voltage of a difference from a maximum value of the detection voltage detected by the circuit; and a comparator for controlling the distortion correction circuit such that a signal-to-distortion ratio is maximized based on an output signal of the subtractor. And a power amplifier comprising:
JP25735091A 1991-10-04 1991-10-04 Power amplifier Expired - Fee Related JP3186113B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25735091A JP3186113B2 (en) 1991-10-04 1991-10-04 Power amplifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25735091A JP3186113B2 (en) 1991-10-04 1991-10-04 Power amplifier

Publications (2)

Publication Number Publication Date
JPH05102739A JPH05102739A (en) 1993-04-23
JP3186113B2 true JP3186113B2 (en) 2001-07-11

Family

ID=17305163

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25735091A Expired - Fee Related JP3186113B2 (en) 1991-10-04 1991-10-04 Power amplifier

Country Status (1)

Country Link
JP (1) JP3186113B2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002094335A (en) * 2000-09-19 2002-03-29 Japan Science & Technology Corp Nonlinear distortion compensation power amplifier
JP4716306B2 (en) * 2003-03-24 2011-07-06 三菱電機株式会社 Predistorter
JP4925400B2 (en) * 2005-06-30 2012-04-25 株式会社日立国際電気 Distortion compensation amplifier
JP2008172544A (en) * 2007-01-12 2008-07-24 Mitsubishi Electric Corp Distortion compensation circuit using diode linearizer
JP4939281B2 (en) * 2007-04-02 2012-05-23 株式会社日立国際電気 Amplifier
JP2011082953A (en) * 2009-09-10 2011-04-21 Sumitomo Electric Ind Ltd Amplification device, and wireless transmission device using the same

Also Published As

Publication number Publication date
JPH05102739A (en) 1993-04-23

Similar Documents

Publication Publication Date Title
EP0541789B1 (en) Feed forward amplifier network with frequency swept pilot tone
JP2697625B2 (en) Feedforward amplifier
KR960006631B1 (en) Feed forward distortion minimization circuit
KR100356250B1 (en) Feed forward amplifier with digital intermodulation control
JP2543824B2 (en) High Dynamic Range Modulation Independent Feed Forward Amplifier Network
US4490684A (en) Adaptive quadrature combining apparatus
US5119040A (en) Method and apparatus for optimizing the performance of a power amplifier circuit
US5157346A (en) Rf wideband high power amplifier
US6408168B1 (en) Receiver with automatic gain control circuit
JPH0537263A (en) Fixed amplitude wave synthesis type amplifier
EP0526241B1 (en) Linear compensating circuit
US6157254A (en) Double side band pilot technique for a control system that reduces distortion produced by electrical circuits
JP3186113B2 (en) Power amplifier
KR20000023531A (en) Sweep pilot technique for a control system that reduces distortion produced by electrical circuits
KR100697960B1 (en) Method and apparatus for adjusting pilot signal relative to input signal
JPH0470203A (en) Feed forward amplifier
JP2746152B2 (en) Distortion compensation circuit
KR100642531B1 (en) Frequency hop pilot technique for a control system that reduces distortion produced by electrical circuits
US6198346B1 (en) Adaptive linear amplifier without output power loss
JPS61131625A (en) Space diversity reception system
JP3160081B2 (en) Distortion compensation circuit
KR20010084821A (en) receiving device of base station in mobile communication system
JPS60171831A (en) Cross modulation compensating device
JPS609394B2 (en) Phase modulation distortion correction method
JPH0786856A (en) Fm receiver

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20010410

LAPS Cancellation because of no payment of annual fees