JP3163214U - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP3163214U
JP3163214U JP2010003207U JP2010003207U JP3163214U JP 3163214 U JP3163214 U JP 3163214U JP 2010003207 U JP2010003207 U JP 2010003207U JP 2010003207 U JP2010003207 U JP 2010003207U JP 3163214 U JP3163214 U JP 3163214U
Authority
JP
Japan
Prior art keywords
wire
tip
lead wire
ring
conductive pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2010003207U
Other languages
Japanese (ja)
Inventor
豊彦 上條
豊彦 上條
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Systems Co Ltd filed Critical Fuji Electric Systems Co Ltd
Priority to JP2010003207U priority Critical patent/JP3163214U/en
Application granted granted Critical
Publication of JP3163214U publication Critical patent/JP3163214U/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements

Abstract

【課題】リード線の向きが多方向の場合にも対応でき、DCB基板に絶縁物で被覆されたリード線を安価に固着できる半導体装置を提供する。【解決手段】輪状のアルミワイヤ5をDCB基板1にボンディングで固着し、輪6に絶縁物8で被覆されたリード線7の先端のむき出しになった導体部分(銅線9)を挿入してはんだ10で固着することで、DCB基板1にリード線7を低コストで固着できる。また、複数の向きの輪状のアルミワイヤ5をDCB基板1に固着することで、リード線7の向きに合わせてDCB基板1に固着することができる。【選択図】図1Provided is a semiconductor device which can cope with a case where the direction of a lead wire is multi-directional and can fix a lead wire coated with an insulator on a DCB substrate at low cost. A ring-shaped aluminum wire 5 is fixed to the DCB substrate 1 by bonding, and a conductor portion (copper wire 9) exposed at the tip of a lead wire 7 covered with an insulator 8 is inserted into the ring 6. By fixing with the solder 10, the lead wire 7 can be fixed to the DCB substrate 1 at low cost. Further, by fixing the ring-shaped aluminum wire 5 in a plurality of directions to the DCB substrate 1, it can be fixed to the DCB substrate 1 in accordance with the direction of the lead wire 7. [Selection] Figure 1

Description

この考案は、導電パターン付絶縁基板に絶縁膜で被覆されたリード線を固定した半導体装置に関する。   The present invention relates to a semiconductor device in which a lead wire covered with an insulating film is fixed to an insulating substrate with a conductive pattern.

特許文献1および特許文献2にプリント基板にリード線を固定する方法が開示されている。その方法について説明する。
特許文献1には、リード線挿入部を備えると共に一端が窄んだ可撓性を有する接続金具を用いて、リード線の先端近傍を、プリント配線基板に設けた貫通孔の周縁に形成したランドへ固定する。それから、リード線の先端を接続金具のリード線挿入部へ挿入した後、接続金具を貫通孔に圧入してリード線挿入部の幅を貫通孔によって狭める。さらにリード線挿入部に挿入されたリード線の先端近傍をランドへ固定し、その後リード線の先端近傍とランドとを半田付けするように成すことで自動化を可能とすることが記載されている。
Patent Documents 1 and 2 disclose a method of fixing a lead wire to a printed circuit board. The method will be described.
In Patent Document 1, a land having a lead wire insertion portion and a flexible connection metal fitting with one end narrowed is formed on the periphery of a through hole provided in a printed wiring board near the tip of the lead wire. Fix to. Then, after the leading end of the lead wire is inserted into the lead wire insertion portion of the connection fitting, the connection fitting is press-fitted into the through hole, and the width of the lead wire insertion portion is narrowed by the through hole. Further, it is described that automation is possible by fixing the vicinity of the tip of the lead wire inserted into the lead wire insertion portion to the land, and then soldering the vicinity of the tip of the lead wire and the land.

また、特許文献2には、平行ジャンパのリード線の露出端部を手作業でハンダ付けするために、ハンダの付着したランドを設けたプリント配線基板において、ランドの中心線上に、リード線の線径よりも少し幅が狭いハンダの付着してないスリット部を形成する。このスリット部に平行ジャンパのリード線露出端部の下側を半分近く嵌め込んでランドの真上に位置決めする。スリット部の一端をハンダで閉塞することにより、この一端にリード線露出端部の先端を当止させて、スリット部の幅方向のみならず長さ方向にも位置決めすることが好ましい。このように、平行ジャンパのリード線露出端部をランドの真上に位置決めして手作業で効率良くかつ高精度でハンダ付けを行うことができるプリント配線基板を提供することが記載されている。   Further, in Patent Document 2, in order to manually solder the exposed end portion of the lead wire of the parallel jumper, in the printed wiring board provided with the land to which the solder is attached, the lead wire is placed on the center line of the land. A slit portion with no solder attached, which is slightly narrower than the diameter, is formed. The lower side of the exposed end of the lead wire of the parallel jumper is fitted almost half way into the slit portion, and positioned right above the land. It is preferable that one end of the slit portion is closed with solder so that the end of the lead wire exposed end portion is brought into contact with this one end and positioned not only in the width direction but also in the length direction of the slit portion. As described above, it is described that a printed wiring board can be provided in which a lead wire exposed end portion of a parallel jumper is positioned right above a land and can be soldered efficiently and with high accuracy.

特開平6−140751号公報(図1)Japanese Patent Laid-Open No. 6-140751 (FIG. 1) 特開2007−251077号公報(図1)Japanese Patent Laying-Open No. 2007-251077 (FIG. 1)

しかし、前記の特許文献1および特許文献2においては、専用の接続金具が必要となり製造コストが増大する。
また、この従来の構成では、プリント基板に固着するリード線の向きは一方向であり多方向の場合は対応が困難である。
However, in Patent Document 1 and Patent Document 2 described above, a dedicated connection fitting is required, and the manufacturing cost increases.
In this conventional configuration, the direction of the lead wire fixed to the printed circuit board is unidirectional, and it is difficult to cope with the case of multiple directions.

この考案の目的は、前記の課題を解決して、リード線の向きが多方向の場合にも対応でき、DCB(Direct Copper Bonding)基板に絶縁膜で被覆されたリード線を低コストで固着できる半導体装置を提供することにある。   The object of the present invention is to solve the above-mentioned problems and cope with the case where the direction of the lead wire is multi-directional, and the lead wire coated with the insulating film on the DCB (Direct Copper Bonding) substrate can be fixed at low cost. It is to provide a semiconductor device.

前記の目的を達成するために、実用新案登録請求の範囲の請求項1に記載の考案によれば、導電パターン付絶縁基板と、該導電パターンに複数箇所で固着し輪を形成した導線と、絶縁膜で被覆されたリード線とを有する半導体装置であって、前記リード線の先端の前記絶縁膜を除去し、該絶縁膜が除去された先端を前記導線の輪に挿入し前記先端と前記導電パターンを導電性接着剤で固着する構成とする。   In order to achieve the above object, according to the invention described in claim 1 of the utility model registration claim, an insulating substrate with a conductive pattern, and a conductive wire fixed to the conductive pattern at a plurality of locations to form a ring, A semiconductor device having a lead wire coated with an insulating film, wherein the insulating film at the tip of the lead wire is removed, and the tip from which the insulating film has been removed is inserted into a ring of the conducting wire, and the tip and the lead The conductive pattern is fixed with a conductive adhesive.

実用新案登録請求の範囲の請求項2に記載の考案によれば、導電パターン付絶縁基板と、該導電パターンに固着される導電体と、該導電体上にリード線を位置決めする輪状のポジション端子と、絶縁膜で被覆されたリード線とを有し、該リード線の先端の前記絶縁膜を除去し、該絶縁膜が除去された先端を前記ポジション端子に挿入し前記先端と前記導電パターンを導電性接着剤で固着する構成とする。   According to the invention described in claim 2 of the utility model registration claim, an insulating substrate with a conductive pattern, a conductor fixed to the conductive pattern, and a ring-shaped position terminal for positioning a lead wire on the conductor And a lead wire coated with an insulating film, removing the insulating film at the tip of the lead wire, inserting the tip from which the insulating film has been removed into the position terminal, and connecting the tip and the conductive pattern The structure is fixed with a conductive adhesive.

また、実用新案登録請求の範囲の請求項3記載の考案によれば、請求項1または2に記載の考案において、前記導電性接着剤がはんだであるとよい。
また、実用新案登録請求の範囲の請求項4記載の考案によれば、請求項1に記載の考案において、前記導線がアルミワイヤ、銅ワイヤもしくは金ワイヤであるとよい。
Moreover, according to the device described in claim 3 of the claim for utility model registration, in the device described in claim 1 or 2, the conductive adhesive may be solder.
According to the invention described in claim 4 of the utility model registration claim, in the invention described in claim 1, the conductive wire may be an aluminum wire, a copper wire or a gold wire.

また、実用新案登録請求の範囲の請求項5に記載の考案によれば、請求項1または4に記載の考案において、前記輪状の導線が複数の方向に配置されるとよい。
また、実用新案登録請求の範囲の請求項6に記載の考案によれば、請求項2に記載の考案において、前記ポジション端子が複数の方向に配置されるとよい。
Further, according to the device described in claim 5 of the claim for utility model registration, in the device described in claim 1 or 4, the ring-shaped conducting wire may be arranged in a plurality of directions.
According to the device described in claim 6 of the utility model registration claim, in the device described in claim 2, the position terminals may be arranged in a plurality of directions.

この考案によると、輪状の導線(例えば、輪状のアルミワイヤ)を導電パターン付絶縁基板(例えば、DCB基板)に固着し、輪に絶縁膜で被覆されたリードの先端のむき出しになった導体部分(例えば、導線)を挿入してはんだ付けすることにより、DCB基板にリード線を低コストで固着することができる。   According to this device, a ring-shaped lead wire (for example, a ring-shaped aluminum wire) is fixed to an insulating substrate with a conductive pattern (for example, a DCB substrate), and the conductor portion is exposed at the tip of the lead covered with an insulating film on the ring. By inserting (for example, conducting wire) and soldering, the lead wire can be fixed to the DCB substrate at a low cost.

また、複数の向きの輪状の導線をDCB基板に固着することで、リード線の向きに合わせてDCB基板に容易に固着することができる。
また、輪状のポジション端子を導電パターン付絶縁基板(例えば、DCB基板)に固着し、輪に絶縁膜で被覆されたリードの先端のむき出しになった導体部分(例えば、導線)を挿入してはんだ付けすることにより、DCB基板にリード線を低コストで固着することができる。
In addition, by fixing the ring-shaped conductive wires in a plurality of directions to the DCB substrate, it can be easily fixed to the DCB substrate in accordance with the direction of the lead wires.
In addition, a ring-shaped position terminal is fixed to an insulating substrate with a conductive pattern (for example, a DCB substrate), and a conductor portion (for example, a conductive wire) in which the tip of a lead covered with an insulating film is exposed on the ring is inserted and soldered. By attaching, the lead wire can be fixed to the DCB substrate at low cost.

また、複数の向きの輪状のポジション端子をDCB基板に固着することで、リード線の向きに合わせてDCB基板に容易に固着することができる。   Further, by fixing the ring-shaped position terminals in a plurality of directions to the DCB substrate, it can be easily fixed to the DCB substrate in accordance with the direction of the lead wire.

この考案の第1実施例の半導体装置の構成図であり、(a)は輪状のアルミワイヤ部の要部斜視図、(b)は輪状のアルミワイヤ部の要部断面図である。BRIEF DESCRIPTION OF THE DRAWINGS It is a block diagram of the semiconductor device of 1st Example of this invention, (a) is a principal part perspective view of a ring-shaped aluminum wire part, (b) is principal part sectional drawing of a ring-shaped aluminum wire part. この考案の第2実施例の半導体装置の製造方法であり、(a)〜(c)は工程順に示した要部製造工程断面図である。It is a manufacturing method of the semiconductor device of 2nd Example of this invention, (a)-(c) is principal part manufacturing process sectional drawing shown to process order. 輪状のアルミワイヤ5の配置図でその向きを変えた3つの場合の図である。It is a figure in the case of three cases which changed the direction in the layout drawing of the ring-shaped aluminum wire 5. FIG. この考案の第3実施例の半導体装置の要部平面図である。It is a principal part top view of the semiconductor device of 3rd Example of this invention. 図4のA部のポジション端子部付近の図であり、(a)は要部斜視図、(b)は要部断面図である。It is a figure of the position terminal part vicinity of the A section of FIG. 4, (a) is a principal part perspective view, (b) is principal part sectional drawing. 図4および図5の半導体装置の製造方法について説明した図であり、(a)〜(c)は工程順に示した要部製造工程斜視図である。FIGS. 6A to 6C are diagrams illustrating a method for manufacturing the semiconductor device of FIGS. 4 and 5, and FIGS.

実施の形態を以下の実施例で説明する。   Embodiments will be described in the following examples.

図1は、この考案の第1実施例の半導体装置の構成図であり、同図(a)は輪状のアルミワイヤ付近の要部斜視図、同図(b)は輪状のアルミワイヤ付近の要部断面図である。
この半導体装置は、導電パターン付絶縁基板であるDCB基板1と、DCB基板1の導電パターン2に固着した図示しない半導体チップと、半導体チップと導電パターンを接続する図示しないボンディングワイヤと、導電パターン2に固着した輪状のアルミワイヤ5と、このアルミワイヤ5の輪6に挿入されたリード線7と、リード線7と導電パターン2を固着するはんだ10で構成される。図中の符号の3はセラミック基板、4は裏面銅箔、8は絶縁膜、9は銅線である。前記の導電パターン2は銅箔などで形成される。
FIG. 1 is a block diagram of a semiconductor device according to a first embodiment of the present invention. FIG. 1 (a) is a perspective view of a main part near a ring-shaped aluminum wire, and FIG. FIG.
This semiconductor device includes a DCB substrate 1 that is an insulating substrate with a conductive pattern, a semiconductor chip (not shown) fixed to the conductive pattern 2 of the DCB substrate 1, a bonding wire (not shown) that connects the semiconductor chip and the conductive pattern, and a conductive pattern 2 And a lead wire 7 inserted into the ring 6 of the aluminum wire 5 and a solder 10 for fixing the lead wire 7 and the conductive pattern 2 to each other. In the figure, reference numeral 3 is a ceramic substrate, 4 is a backside copper foil, 8 is an insulating film, and 9 is a copper wire. The conductive pattern 2 is formed of copper foil or the like.

このように輪状のアルミワイヤ5を導電パターン2にワイヤボンディングで固着することで、図5に示すような高価なポジション端子11は不要となり、製造コストを低減できる。   Thus, by fixing the ring-shaped aluminum wire 5 to the conductive pattern 2 by wire bonding, the expensive position terminal 11 as shown in FIG. 5 becomes unnecessary, and the manufacturing cost can be reduced.

尚、図1では輪状のアルミワイヤ2を1本で示したが、これを2本へ平行に配置し2本の輪状のアルミワイヤ5に銅線9を通してはんだ10で固着するとより強固な固着となる。   In FIG. 1, the ring-shaped aluminum wire 2 is shown as a single piece. However, when the ring-shaped aluminum wires 2 are arranged in parallel to the two pieces and fixed to the two ring-shaped aluminum wires 5 through the copper wire 9 with the solder 10, Become.

ここで「輪状」とは、円弧状に折り曲げられたアルミワイヤ5と導電パターン2とによって銅線9を通す穴を形成している状態と、アルミワイヤ5自体で輪を形成している状態とを少なくとも含んでいる。   Here, “annular” refers to a state in which a hole through which the copper wire 9 is formed by the aluminum wire 5 bent in an arc shape and the conductive pattern 2 and a state in which a ring is formed by the aluminum wire 5 itself. At least.

つぎに、図1の半導体装置の製造方法について説明する。
図2は、この考案の第2実施例の半導体装置の製造方法であり、同図(a)〜同図(c)は工程順に示した要部製造工程断面図である。この工程断面図は図1(b)に相当した断面図である。
Next, a method for manufacturing the semiconductor device of FIG. 1 will be described.
FIG. 2 shows a method of manufacturing a semiconductor device according to the second embodiment of the present invention. FIGS. 2A to 2C are cross-sectional views of the main part manufacturing process shown in the order of processes. This process sectional view is a sectional view corresponding to FIG.

まず、同図(a)に示すように、DCB基板1の導電パターン2に、0.3mm程度の太さのアルミワイヤ5を数箇所ボンディングして、アルミワイヤ5で複数個の連続した輪6を3個形成する。輪6の大きさは、導電パターン2からの高さを0.5mm〜0.7mm程度にする。その後、輪6が形成されないアルミワイヤ5を切断して輪状のアルミワイヤ5から切り離す。アルミワイヤ5を輪状にするのに通常のアルミワイヤボンディング装置を用いる。この輪状のアルミワイヤ5は前記の図5のポジション端子11の役割をする。   First, as shown in FIG. 1A, several wires 6 having a thickness of about 0.3 mm are bonded to the conductive pattern 2 of the DCB substrate 1 and a plurality of continuous rings 6 are formed with the aluminum wire 5. 3 are formed. The size of the ring 6 is such that the height from the conductive pattern 2 is about 0.5 mm to 0.7 mm. Thereafter, the aluminum wire 5 on which the ring 6 is not formed is cut and separated from the ring-shaped aluminum wire 5. A normal aluminum wire bonding apparatus is used to make the aluminum wire 5 into a ring shape. The annular aluminum wire 5 serves as the position terminal 11 shown in FIG.

つぎに、同図(b)に示すように、絶縁膜8で被覆されたリード線7の先端の絶縁膜8を除去して0.3mm〜0.5mm程度の太さの銅線9をむき出しにする。続いて、むき出しになったリード線7の先端の銅線9を輪6に挿入する。   Next, as shown in FIG. 2B, the insulating film 8 at the tip of the lead wire 7 covered with the insulating film 8 is removed to expose a copper wire 9 having a thickness of about 0.3 mm to 0.5 mm. To. Subsequently, the copper wire 9 at the tip of the exposed lead wire 7 is inserted into the ring 6.

つぎに、同図(c)に示すように、むき出しになったリード線7の先端の銅線9と導電パターン2をはんだ10で固着する。
すなわち、第2実施例の半導体装置の製造方法は、導電パターン付絶縁基板の導電パターンに導線を複数箇所で固着し、該導線で輪を形成する工程と、該輪に絶縁膜で被覆されたリード線の先端の前記絶縁膜を除去し、該絶縁膜が除去された先端を前記輪に挿入して該先端を位置決めする工程と、前記先端と前記導電パターンとをはんだで固着する工程と、を含んでいる。
図3は、輪状のアルミワイヤ5の配置図で向きを変えた3つの場合を示した図である。前記では輪状のアルミワイヤ5は一方向に配置されたが、図3のようにすることで、リード線7の差し込む方向が異なっていてもリード線7の先端の銅線9を輪状のアルミワイヤ5に容易に挿入できる。これらのパターンは真上から輪状のアルミワイヤ5を見た図である。
Next, as shown in FIG. 2C, the copper wire 9 at the tip of the exposed lead wire 7 and the conductive pattern 2 are fixed with solder 10.
That is, in the method of manufacturing the semiconductor device according to the second embodiment, a conductive wire is fixed to a conductive pattern of an insulating substrate with a conductive pattern at a plurality of locations, a ring is formed with the conductive wire, and the ring is covered with an insulating film. Removing the insulating film at the tip of the lead wire, inserting the tip from which the insulating film has been removed into the ring, positioning the tip, and fixing the tip and the conductive pattern with solder; Is included.
FIG. 3 is a diagram showing three cases in which the directions are changed in the layout of the ring-shaped aluminum wires 5. In the above description, the ring-shaped aluminum wire 5 is arranged in one direction. However, as shown in FIG. 5 can be easily inserted. These patterns are views of the ring-shaped aluminum wire 5 viewed from directly above.

同図(a)はリード線7の差し込む向きがDCB基板1の長手方向とこれに直角な方向である場合に対応できるパターンである。同図(b)はリード線7の差し込む向きがDCB基板1の長手方向に対して斜め方向である場合に対応できるパターンである。同図(c)はリード線7の差し込む向きがDCB基板1の長手方向とこれに直角な方向および斜め方向に対応できるパターンである。輪状のアルミワイヤ5が交差する箇所では複数本のアルミワイヤ5がボンディングされることになる。   FIG. 4A shows a pattern that can be used when the direction in which the lead wire 7 is inserted is the longitudinal direction of the DCB substrate 1 and the direction perpendicular thereto. FIG. 6B shows a pattern that can be used when the direction in which the lead wire 7 is inserted is oblique with respect to the longitudinal direction of the DCB substrate 1. FIG. 6C shows a pattern in which the direction in which the lead wire 7 is inserted can correspond to the longitudinal direction of the DCB substrate 1, the direction perpendicular to the longitudinal direction, and the oblique direction. A plurality of aluminum wires 5 are bonded at a location where the ring-shaped aluminum wires 5 intersect.

このように、複数の向きの異なる輪状のアルミワイヤ5を導電パターン2にボンディングすることで、向きの異なるリード線7の導電パターン2への固着が容易にできる。
尚、アルミワイヤ5の代わりに銅ワイヤや金ワイヤなどボンディングできる導線を用いても構わない。また、前記のDCB基板1はプリント基板などでもよい。また、リード線7は単線の場合も撚り線の場合もある。
In this way, by bonding a plurality of ring-shaped aluminum wires 5 having different directions to the conductive pattern 2, the lead wires 7 having different directions can be easily fixed to the conductive pattern 2.
Instead of the aluminum wire 5, a conductive wire that can be bonded, such as a copper wire or a gold wire, may be used. The DCB substrate 1 may be a printed circuit board. The lead wire 7 may be a single wire or a stranded wire.

図4は、この考案の第3実施例の半導体装置の要部平面図である。この半導体装置は、絶縁膜8で被覆したリード線7を位置決め用のポジション端子11を介してDCB基板1にはんだ10で固着されている。   FIG. 4 is a plan view of an essential part of a semiconductor device according to a third embodiment of the present invention. In this semiconductor device, a lead wire 7 covered with an insulating film 8 is fixed to a DCB substrate 1 with solder 10 via a positioning terminal 11.

また、図5は、図4のA部のポジション端子近傍の構成図であり、同図(a)は要部斜視図、同図(b)は要部断面図である。同図(a)の斜視図は図4の矢印で示す斜視方向から見た図である。   5A and 5B are configuration diagrams in the vicinity of the position terminal of the portion A in FIG. 4, in which FIG. 5A is a perspective view of the main part, and FIG. 5B is a cross-sectional view of the main part. The perspective view of FIG. 4A is a view seen from the perspective direction indicated by the arrow in FIG.

図4および図5において、半導体装置は、導電パターン付絶縁基板であるDCB基板1と、DCB基板1の導電パターン2に固着した半導体チップ14,15と、半導体チップ14,15同士および半導体チップ14,15と導電パターン2を接続するボンディングワイヤ16と、導電パターン2に固着した位置決め用のポジション端子11と、このポジション端子11に形成された輪の部分12に挿入されたリード線7と、リード線7とポジション端子11を固着するはんだ10で主に構成される。前記のリード線7は図示しない外部導出端子に接続する。尚、DCB基板1とはセラミック基板3にパターン化された銅箔などの導電パターン2が形成された基板のことである。ポジション端子11とは銅材等からろう付けによって作製される。また、ここでは本考案に関係のある箇所の構成について述べている。つぎに、前記の半導体装置の製造方法について説明する。   4 and 5, the semiconductor device includes a DCB substrate 1 which is an insulating substrate with a conductive pattern, semiconductor chips 14 and 15 fixed to the conductive pattern 2 of the DCB substrate 1, semiconductor chips 14 and 15 and the semiconductor chips 14. , 15 and the conductive wire 2 for connecting the conductive pattern 2, the positioning position terminal 11 fixed to the conductive pattern 2, the lead wire 7 inserted in the ring portion 12 formed on the position terminal 11, and the lead It is mainly composed of solder 10 for fixing the wire 7 and the position terminal 11. The lead wire 7 is connected to an external lead terminal (not shown). The DCB substrate 1 is a substrate on which a conductive pattern 2 such as a copper foil patterned on the ceramic substrate 3 is formed. The position terminal 11 is made from a copper material or the like by brazing. Moreover, the structure of the location relevant to this invention is described here. Next, a method for manufacturing the semiconductor device will be described.

図6(a)〜(c)は、図4および図5の半導体装置の製造方法について工程順に示した要部製造工程斜視図である。図6(c)は図5(b)に相当する断面図である。
まず、同図(a)に示すように、DCB基板1の導電パターン2にリード線7の先端を位置決めするポジション端子11を固着する。このポジション端子11と導電パターン2の間にポジション端子11を位置決めする導電体を介在させても構わない。この場合、導電体の固着は超音波接合などを用いるとよい。
6A to 6C are main part manufacturing process perspective views showing the manufacturing method of the semiconductor device of FIGS. 4 and 5 in the order of steps. FIG. 6C is a cross-sectional view corresponding to FIG.
First, as shown in FIG. 2A, a position terminal 11 for positioning the tip of the lead wire 7 is fixed to the conductive pattern 2 of the DCB substrate 1. A conductor for positioning the position terminal 11 may be interposed between the position terminal 11 and the conductive pattern 2. In this case, the bonding of the conductor is preferably performed by ultrasonic bonding or the like.

つぎに、同図(b)に示すように、絶縁膜8で被覆されたリード線7の先端の絶縁膜8を除去して銅線9をむき出しにする。続いて、むき出しになった銅線9をポジション端子11の輪の部分12に挿入する。   Next, as shown in FIG. 2B, the insulating film 8 at the tip of the lead wire 7 covered with the insulating film 8 is removed, and the copper wire 9 is exposed. Subsequently, the exposed copper wire 9 is inserted into the ring portion 12 of the position terminal 11.

つぎに、同図(c)に示すように、むき出しになった銅線9とポジション端子11の輪の部分12をはんだ10で固着し、リード線7をDCB基板1に固定する。
すなわち、前記の半導体装置の製造方法は、導電パターン付絶縁基板の導電パターンにリード線の位置決め用のポジション端子を固着する工程と、該ポジション端子に絶縁膜で被覆されたリード線の先端の前記絶縁膜を除去し、該絶縁膜が除去された先端を前記ポジション端子に挿入し前記先端を位置決めする工程と、前記先端と前記導電体および導電パターンとをはんだで固着する工程と、を含んでいる。
前記のポジション端子を図3のように向きが複数あるポジション端子に代えると、向きが異なるリード線の固着にも適用できる。
Next, as shown in FIG. 2C, the exposed copper wire 9 and the ring portion 12 of the position terminal 11 are fixed with solder 10, and the lead wire 7 is fixed to the DCB substrate 1.
That is, the manufacturing method of the semiconductor device includes a step of fixing a position terminal for positioning the lead wire to the conductive pattern of the insulating substrate with the conductive pattern, and the tip of the lead wire covered with the insulating film on the position terminal. Removing the insulating film, inserting the tip from which the insulating film has been removed into the position terminal to position the tip, and fixing the tip to the conductor and the conductive pattern with solder. Yes.
If the position terminal is replaced with a position terminal having a plurality of orientations as shown in FIG. 3, it can also be applied to fixing lead wires having different orientations.

1 DCB基板
2 導電パターン
3 セラミック基板
4 裏面銅箔
5 アルミワイヤ
6 輪
7 リード線
8 絶縁膜
9 銅線
10 はんだ
11 ポジション端子
12 輪の部分
14,15 半導体チップ
16 ボンディングワイヤ
DESCRIPTION OF SYMBOLS 1 DCB board 2 Conductive pattern 3 Ceramic board 4 Back surface copper foil 5 Aluminum wire 6 Ring 7 Lead wire 8 Insulating film 9 Copper wire 10 Solder 11 Position terminal 12 Ring part 14, 15 Semiconductor chip 16 Bonding wire

Claims (8)

導電パターン付絶縁基板と、該導電パターンに複数箇所で固着し輪を形成した導線と、絶縁膜で被覆されたリード線とを有し、該リード線の先端の前記絶縁膜を除去し、該絶縁膜が除去された先端を前記導線の輪に挿入し前記先端と前記導電パターンを導電性接着剤で固着することを特徴とする半導体装置。 An insulating substrate with a conductive pattern; a conductive wire fixed to the conductive pattern at a plurality of locations to form a ring; and a lead wire coated with an insulating film; and removing the insulating film at the tip of the lead wire; A semiconductor device, wherein a tip from which an insulating film has been removed is inserted into a ring of the conducting wire, and the tip and the conductive pattern are fixed with a conductive adhesive. 導電パターン付絶縁基板と、該導電パターンに固着される導電体と、該導電体上にリード線を位置決めする輪状のポジション端子と、絶縁膜で被覆されたリード線とを有し、該リード線の先端の前記絶縁膜を除去し、該絶縁膜が除去された先端を前記ポジション端子に挿入し前記先端と前記導電パターンを導電性接着剤で固着することを特徴とする半導体装置。 An insulating substrate with a conductive pattern, a conductor fixed to the conductive pattern, a ring-shaped position terminal for positioning a lead wire on the conductor, and a lead wire coated with an insulating film, the lead wire The semiconductor device is characterized in that the insulating film at the tip of the insulating film is removed, the tip from which the insulating film has been removed is inserted into the position terminal, and the tip and the conductive pattern are fixed with a conductive adhesive. 前記導電性接着剤がはんだであることを特徴とする請求項1または2に記載の半導体装置。 The semiconductor device according to claim 1, wherein the conductive adhesive is solder. 前記導線がアルミワイヤ、銅ワイヤもしくは金ワイヤであることを特徴とする請求項1に記載の半導体装置。 The semiconductor device according to claim 1, wherein the conducting wire is an aluminum wire, a copper wire, or a gold wire. 前記輪状の導線が複数の方向に配置されることを特徴とする請求項1または4に記載の半導体装置。 The semiconductor device according to claim 1, wherein the ring-shaped conducting wire is arranged in a plurality of directions. 前記ポジション端子が複数の方向に配置されることを特徴とする請求項2に記載の半導体装置。 The semiconductor device according to claim 2, wherein the position terminals are arranged in a plurality of directions. 導電パターン付絶縁基板の導電パターンに導線を複数箇所で固着し、該導線で輪を形成する工程と、該輪に絶縁膜で被覆されたリード線の先端の前記絶縁膜を除去し、該絶縁膜が除去された先端を前記輪に挿入し該先端を位置決めする工程と、前記先端と前記導電パターンとをはんだで固着する工程と、を含むことを特徴とする半導体装置の製造方法。 A step of fixing a conductive wire to a conductive pattern of an insulating substrate with a conductive pattern at a plurality of locations, forming a ring with the conductive wire, and removing the insulating film at the tip of the lead wire covered with the insulating film on the ring, A method of manufacturing a semiconductor device, comprising: inserting a tip from which the film has been removed into the ring to position the tip; and fixing the tip and the conductive pattern with solder. 導電パターン付絶縁基板の導電パターンにリード線の位置決め用のポジション端子を固着する工程と、該ポジション端子に絶縁膜で被覆されたリード線の先端の前記絶縁膜を除去し、該絶縁膜が除去された先端を前記ポジション端子に挿入し前記先端を位置決めする工程と、前記先端と前記導電体および導電パターンとをはんだで固着する工程と、を含むことを特徴とする半導体装置の製造方法。 A step of fixing a lead wire positioning position terminal to a conductive pattern of an insulating substrate with a conductive pattern, and removing the insulating film at the tip of the lead wire covered with the insulating film on the position terminal, and removing the insulating film A method of manufacturing a semiconductor device, comprising: inserting the formed tip into the position terminal and positioning the tip; and fixing the tip, the conductor and the conductive pattern with solder.
JP2010003207U 2010-05-17 2010-05-17 Semiconductor device Expired - Lifetime JP3163214U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2010003207U JP3163214U (en) 2010-05-17 2010-05-17 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010003207U JP3163214U (en) 2010-05-17 2010-05-17 Semiconductor device

Publications (1)

Publication Number Publication Date
JP3163214U true JP3163214U (en) 2010-10-07

Family

ID=54874737

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010003207U Expired - Lifetime JP3163214U (en) 2010-05-17 2010-05-17 Semiconductor device

Country Status (1)

Country Link
JP (1) JP3163214U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9076782B2 (en) 2011-08-10 2015-07-07 Fuji Electric Co., Ltd. Semiconductor device and method of manufacturing same
JPWO2018105391A1 (en) * 2016-12-05 2018-12-13 オリンパス株式会社 Electronic circuit unit, imaging unit and endoscope

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9076782B2 (en) 2011-08-10 2015-07-07 Fuji Electric Co., Ltd. Semiconductor device and method of manufacturing same
JPWO2018105391A1 (en) * 2016-12-05 2018-12-13 オリンパス株式会社 Electronic circuit unit, imaging unit and endoscope
US10653306B2 (en) 2016-12-05 2020-05-19 Olympus Corporation Electronic circuit unit, imaging unit, and endoscope

Similar Documents

Publication Publication Date Title
JP4814639B2 (en) Semiconductor device and manufacturing method of semiconductor device
JP2010272681A (en) Wiring substrate, and semiconductor device
JP5784280B2 (en) Electronic device package and manufacturing method
JP2007081058A (en) Wiring board, manufacturing method thereof and semiconductor device
JP4159348B2 (en) Circuit device manufacturing method
CN102270619A (en) Pad configurations for an electronic package assembly
JP3660663B2 (en) Chip package manufacturing method
JP2015173005A (en) Circuit board and manufacturing method of the same
JP3163214U (en) Semiconductor device
US6833512B2 (en) Substrate board structure
JP6380244B2 (en) Semiconductor device, power converter
JP2007220873A (en) Semiconductor device and its manufacturing method
KR100396869B1 (en) Junction method for a flexible printed circuit board
JP2017139394A (en) Electric connection structure and method for electronic circuit board and fpc
US20150016069A1 (en) Printed circuit board
JP4622646B2 (en) Semiconductor device
JP6381439B2 (en) Cable connection structure
JPH05326648A (en) Film carrier and manufacture of semiconductor device employing film carrier
JPH06112395A (en) Hybrid integrated circuit device
JP2014022486A (en) Wire bonding structure and method of manufacturing the same
JP5315268B2 (en) Electronic equipment
JP2014135392A (en) Soldering method
TW202038350A (en) Inkjet chip packaging structure
JP2008235634A (en) Method of manufacturing semiconductor device, and semiconductor device
JPH04352463A (en) Lead frame and semiconductor device using same

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100802

R150 Certificate of patent or registration of utility model

Ref document number: 3163214

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130915

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130915

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R323111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130915

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term