JP3149095U - Barista - Google Patents

Barista Download PDF

Info

Publication number
JP3149095U
JP3149095U JP2008009073U JP2008009073U JP3149095U JP 3149095 U JP3149095 U JP 3149095U JP 2008009073 U JP2008009073 U JP 2008009073U JP 2008009073 U JP2008009073 U JP 2008009073U JP 3149095 U JP3149095 U JP 3149095U
Authority
JP
Japan
Prior art keywords
varistor
electrode layer
voltage
electrode layers
surge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2008009073U
Other languages
Japanese (ja)
Inventor
孝一 今井
孝一 今井
鈴木 茂
鈴木  茂
雅史 田巻
雅史 田巻
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Okaya Electric Industry Co Ltd
Original Assignee
Okaya Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Okaya Electric Industry Co Ltd filed Critical Okaya Electric Industry Co Ltd
Priority to JP2008009073U priority Critical patent/JP3149095U/en
Application granted granted Critical
Publication of JP3149095U publication Critical patent/JP3149095U/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Thermistors And Varistors (AREA)

Abstract

【課題】電極層間の沿面放電の発生を防止できるバリスタを実現する。【解決手段】酸化亜鉛(ZnO)を主成分とし、これに微量のBi2O3等の金属酸化物を添加して構成した円板状の電圧非直線抵抗体12の両面に、Ag等より成る円形状の電極層14を形成すると共に、上記電極層14の外面にハンダ16を介してリード端子18を接続して成り、さらに、円形状の上記電極層14の周縁部14aを全周に亘って被覆する樹脂等より成る絶縁層20を形成した。【選択図】図2A varistor capable of preventing the occurrence of creeping discharge between electrode layers is provided. A circular shape made of Ag or the like is formed on both sides of a disk-shaped voltage nonlinear resistor 12 composed of zinc oxide (ZnO) as a main component and a small amount of metal oxide such as Bi2O3 added thereto. The electrode layer 14 is formed, and the lead terminal 18 is connected to the outer surface of the electrode layer 14 via the solder 16, and the peripheral edge portion 14a of the circular electrode layer 14 is covered over the entire circumference. An insulating layer 20 made of resin or the like was formed. [Selection] Figure 2

Description

この考案は、板状の電圧非直線抵抗体の両面に電極層を形成して成るバリスタに係り、特に、電極層間の沿面放電を防止できるバリスタに関する。   The present invention relates to a varistor in which electrode layers are formed on both surfaces of a plate-like voltage nonlinear resistor, and more particularly to a varistor that can prevent creeping discharge between electrode layers.

従来、電子機器の電子回路に通じる電源線や通信線等の線間、あるいは線とグランドとの間にサージ吸収素子としてのバリスタを接続し、誘導雷等のサージから電子回路を保護することが行われている。すなわち、線間あるいは線−グランド間に、バリスタの定格以上のサージ電圧が印加される場合には、上記バリスタが導通してサージをバイパスし、もって電子回路を保護する仕組みである。   Conventionally, a varistor as a surge absorbing element is connected between power lines, communication lines, etc., leading to the electronic circuit of an electronic device, or between the line and the ground to protect the electronic circuit from surges such as induced lightning. Has been done. That is, when a surge voltage exceeding the rating of the varistor is applied between the lines or between the line and the ground, the varistor conducts and bypasses the surge, thereby protecting the electronic circuit.

図3に示すように、バリスタ60は、酸化亜鉛(ZnO)を主成分とする円板状の電圧非直線抵抗体62の両面に電極層64を形成して成り、さらに、上記電極層64の外面に、ハンダ66を介してリード端子68が接続されているものである。   As shown in FIG. 3, the varistor 60 is formed by forming electrode layers 64 on both sides of a disk-shaped voltage nonlinear resistor 62 mainly composed of zinc oxide (ZnO). Lead terminals 68 are connected to the outer surface via solder 66.

バリスタ60を構成する電圧非直線抵抗体62は、印加される電圧が上昇するに従って、抵抗が急激に減少する電圧非直線抵抗特性を有しており、バリスタ60に定格を越えるサージが印加されると、抵抗が急激に減少することにより上記電圧非直線抵抗体62が瞬時に導通してサージの吸収を行うのである。
尚、上記構造のバリスタとしては、例えば、特開平3−136209号が提案されている。
特開平3−136209号
The voltage non-linear resistor 62 constituting the varistor 60 has a voltage non-linear resistance characteristic in which the resistance rapidly decreases as the applied voltage rises, and a surge exceeding the rating is applied to the varistor 60. When the resistance rapidly decreases, the voltage nonlinear resistor 62 is instantaneously conducted to absorb the surge.
For example, Japanese Patent Laid-Open No. 3-136209 has been proposed as a varistor having the above structure.
JP-A-3-136209

ところで、バリスタ60によるサージ吸収時には、電極層64,64間の電圧非直線抵抗体62表面に沿面放電が発生し、該沿面放電によって電圧非直線抵抗体62の表面が高温となって金属化する、いわゆる還元現象が生ずるおそれがあった。
そして、電圧非直線抵抗体62の表面が金属化することで、電圧非直線係数及び制限電圧が変動してサージ吸収特性が不安定となり、ついには電極層64,64間が短絡するという危険性がある。
By the way, at the time of surge absorption by the varistor 60, creeping discharge occurs on the surface of the voltage nonlinear resistor 62 between the electrode layers 64 and 64, and the surface of the voltage nonlinear resistor 62 becomes metalized due to the creeping discharge. There was a risk that a so-called reduction phenomenon would occur.
Further, the metallization of the surface of the voltage non-linear resistor 62 causes fluctuations in the voltage non-linear coefficient and limit voltage, resulting in unstable surge absorption characteristics, and eventually a risk of short circuit between the electrode layers 64 and 64. There is.

この考案は、従来の上記問題に鑑みてなされたものであり、その目的とするところは、電極層間の沿面放電の発生を防止できるバリスタを実現することにある。   The present invention has been made in view of the above-described problems, and an object of the invention is to realize a varistor capable of preventing the occurrence of creeping discharge between electrode layers.

上記目的を達成するため、本考案に係るバリスタは、板状の電圧非直線抵抗体の両面に電極層を形成して成るバリスタにおいて、上記電極層の周縁部を被覆する絶縁層を形成したことを特徴とする。   In order to achieve the above object, a varistor according to the present invention is a varistor formed by forming electrode layers on both surfaces of a plate-like voltage nonlinear resistor, and an insulating layer covering the peripheral portion of the electrode layer is formed. It is characterized by.

本考案のバリスタにあっては、板状の電圧非直線抵抗体の両面に形成した電極層の周縁部を絶縁層で被覆することにより、電極層間の沿面距離が延びるため、電極層間における沿面放電の発生を防止できる。   In the varistor of the present invention, the creeping distance between the electrode layers is extended by covering the peripheral portions of the electrode layers formed on both surfaces of the plate-shaped voltage nonlinear resistor with an insulating layer, so that the creeping discharge between the electrode layers is extended. Can be prevented.

以下、添付図面に基づいて、本考案に係るバリスタを説明する。図1は、本考案に係るバリスタ10を示す正面図、図2は図1のA−A拡大断面図である。
本考案のバリスタ10は、酸化亜鉛(ZnO)を主成分とし、これに微量のBi2等の金属酸化物を添加して構成した円板状の電圧非直線抵抗体12の両面に、Ag等より成る円形状の電極層14を形成して成る。尚、電圧非直線抵抗体12は円板状に限らず、矩形板状のものであっても良い。
Hereinafter, a varistor according to the present invention will be described with reference to the accompanying drawings. FIG. 1 is a front view showing a varistor 10 according to the present invention, and FIG. 2 is an AA enlarged sectional view of FIG.
The varistor 10 of the present invention has a disk-shaped voltage nonlinear resistor 12 composed of zinc oxide (ZnO) as a main component and a small amount of metal oxide such as Bi 2 O 3 added thereto. A circular electrode layer 14 made of Ag or the like is formed. The voltage non-linear resistor 12 is not limited to a disk shape but may be a rectangular plate shape.

上記バリスタ10は、印加される電圧が上昇するに従って、抵抗が急激に減少する電圧非直線抵抗特性を有している。すなわち、バリスタ10を構成する電圧非直線抵抗体12の内部は、抵抗率が1〜10Ω・cmと小さいZnO微粒子と、該ZnO微粒子間に介在し、抵抗率が1012〜1013Ω・cmと大きいBi等の金属酸化物との境界層が存在し、バリスタ10の電圧非直線抵抗特性は、上記境界層の非オーム性によって得られるものである。 The varistor 10 has a voltage non-linear resistance characteristic in which the resistance rapidly decreases as the applied voltage increases. That is, the inside of the voltage non-linear resistor 12 constituting the varistor 10 has a resistivity of 10 12 to 10 13 Ω · cm, interposed between ZnO fine particles having a resistivity as small as 1 to 10 Ω · cm and the ZnO fine particles. And a large boundary layer with a metal oxide such as Bi 2 O 3 exists, and the voltage nonlinear resistance characteristic of the varistor 10 is obtained by the non-ohmic property of the boundary layer.

また、上記電極層14の外面には、ハンダ16を介してリード端子18が接続されている。
さらに、円形状の上記電極層14の周縁部14aを全周に亘って被覆する樹脂等より成る絶縁層20が形成されている。
上記絶縁層20は、例えば、電圧非直線抵抗体12の両面に電極層14を形成した後、絶縁層20の非形成箇所をマスクした状態で、樹脂液を塗布した後、マスクを除去すれば良い。
A lead terminal 18 is connected to the outer surface of the electrode layer 14 via a solder 16.
Furthermore, an insulating layer 20 made of a resin or the like that covers the entire periphery of the peripheral edge portion 14a of the circular electrode layer 14 is formed.
The insulating layer 20 may be formed by, for example, forming the electrode layer 14 on both surfaces of the voltage non-linear resistor 12 and then applying the resin liquid in a state where the non-formed portion of the insulating layer 20 is masked and then removing the mask. good.

而して、上記バリスタ10に定格を越えるサージが印加されると、抵抗が急激に減少することにより上記電圧非直線抵抗体12が瞬時に導通してサージの吸収を行うのである。   Thus, when a surge exceeding the rating is applied to the varistor 10, the resistance is rapidly reduced, so that the voltage nonlinear resistor 12 is instantaneously conducted and absorbs the surge.

本考案の上記バリスタ10において、電圧非直線抵抗体12の両面に形成した電極層14の周縁部14aを絶縁層20で被覆したのは、電極層14,14間の沿面放電を防止するためである。
すなわち、バリスタ10によるサージ吸収時には、電極層14,14間の電圧非直線抵抗体12表面に沿面放電が発生し、該沿面放電によって電圧非直線抵抗体12の表面が高温となって金属化する、いわゆる還元現象が生ずるおそれがある。そして、電圧非直線抵抗体12の表面が金属化すると、電圧非直線係数及び制限電圧が変動してサージ吸収特性が不安定となり、ついには電極層14,14間が短絡するという危険性がある。
In the varistor 10 of the present invention, the peripheral portion 14a of the electrode layer 14 formed on both surfaces of the voltage nonlinear resistor 12 is covered with the insulating layer 20 in order to prevent creeping discharge between the electrode layers 14 and 14. is there.
That is, during surge absorption by the varistor 10, creeping discharge occurs on the surface of the voltage nonlinear resistor 12 between the electrode layers 14 and 14, and the surface of the voltage nonlinear resistor 12 becomes metallized due to the creeping discharge. There is a risk that a so-called reduction phenomenon may occur. When the surface of the voltage non-linear resistor 12 is metalized, the voltage non-linear coefficient and the limit voltage fluctuate, the surge absorption characteristic becomes unstable, and there is a risk that the electrode layers 14 and 14 are eventually short-circuited. .

本考案の上記バリスタ10にあっては、電圧非直線抵抗体12の両面に形成した電極層14の周縁部14aを絶縁層20で被覆することにより、電極層14,14間の沿面距離が延びるため、電極層14,14間における沿面放電の発生を防止できるのである。   In the varistor 10 of the present invention, the creeping distance between the electrode layers 14 and 14 is extended by covering the peripheral edge portion 14a of the electrode layer 14 formed on both surfaces of the voltage nonlinear resistor 12 with the insulating layer 20. Therefore, the occurrence of creeping discharge between the electrode layers 14 and 14 can be prevented.

図3は、本考案に係る上記バリスタ10をサージ吸収器30に適用した場合を示す斜視図である。
このサージ吸収器30は、ガスアレスタ32と、該ガスアレスタ32の端面電極(図示せず)に接続される2個の本考案に係るバリスタ10と、2個の導電性のバネ部材34と、絶縁基板36を備えている。
上記ガスアレスタ32は、定格を越えるサージが印加されると、所定の放電ガスが封入された気密外囲器38内部の放電間隙において放電が生成されサージの吸収が行われるのである。
FIG. 3 is a perspective view showing a case where the varistor 10 according to the present invention is applied to the surge absorber 30. FIG.
The surge absorber 30 includes a gas arrester 32, two varistors 10 according to the present invention connected to an end face electrode (not shown) of the gas arrester 32, two conductive spring members 34, An insulating substrate 36 is provided.
When a surge exceeding the rating is applied to the gas arrester 32, a discharge is generated in the discharge gap inside the hermetic envelope 38 in which a predetermined discharge gas is sealed, and the surge is absorbed.

上記バネ部材34は、板材を加工して形成されたものであり、下端に設けた基端部34a、上端に設けた天板部34c、基端部34aと天板部34cとの間に設けられ、バリスタ10の電極層14とハンダ(図示省略)を介して接続される接続部34bを有している。
また、上記基端部34aと接続部34bとの間に、板材を曲げ加工して形成した湾曲部34dが形成されている。
上記基端部34aは、絶縁基板36に形成された孔40に挿通・固定されており、基端部34aが絶縁基板36に固定された状態においては、バネ部材34の湾曲部34dが変形して弾性力を生じることにより、バネ部材34の接続部34bが、バリスタ10の電極層14の外面に対して垂直方向に分離する付勢力を有した状態で固定されるようになっている。
The spring member 34 is formed by processing a plate material, and is provided between a base end portion 34a provided at the lower end, a top plate portion 34c provided at the upper end, and between the base end portion 34a and the top plate portion 34c. And a connection portion 34b connected to the electrode layer 14 of the varistor 10 via solder (not shown).
In addition, a curved portion 34d formed by bending a plate material is formed between the base end portion 34a and the connecting portion 34b.
The base end portion 34a is inserted and fixed in a hole 40 formed in the insulating substrate 36, and in a state where the base end portion 34a is fixed to the insulating substrate 36, the curved portion 34d of the spring member 34 is deformed. By generating an elastic force, the connecting portion 34b of the spring member 34 is fixed in a state having a biasing force that separates in the vertical direction with respect to the outer surface of the electrode layer 14 of the varistor 10.

而して、上記サージ吸収器30にあっては、バリスタ10の故障時に継続的な過電流がバリスタ10に流れると、バリスタ10の電極層14とバネ部材34の接続部34bとを接続している図示しないハンダが溶断し、その結果、付勢力により、バネ部材34の接続部34bが、バリスタ10の電極層14から垂直方向に分離する。このため、バリスタ10への給電が遮断され、バリスタ10の発火・焼損を防止することができるようになっているのである。   Thus, in the surge absorber 30, when a continuous overcurrent flows through the varistor 10 when the varistor 10 fails, the electrode layer 14 of the varistor 10 and the connection part 34b of the spring member 34 are connected. The solder (not shown) is melted, and as a result, the connecting portion 34b of the spring member 34 is separated from the electrode layer 14 of the varistor 10 in the vertical direction by the biasing force. For this reason, the power supply to the varistor 10 is cut off, and the varistor 10 can be prevented from firing and burning.

本考案に係るバリスタを示す正面図である。It is a front view which shows the varistor which concerns on this invention. 図1のA−A拡大断面図である。It is an AA expanded sectional view of FIG. 本考案に係るバリスタをサージ吸収器に適用した場合を示す斜視図である。It is a perspective view which shows the case where the varistor which concerns on this invention is applied to a surge absorber. 従来のバリスタを示す正面図である。It is a front view which shows the conventional varistor.

符号の説明Explanation of symbols

10 バリスタ
12 電圧非直線抵抗体
14 電極層
14a 電極層の周縁部
16 ハンダ
18 リード端子
20 絶縁層
30 サージ吸収器
32 ガスアレスタ
34 バネ部材
36 絶縁基板
10 Varistor
12 Voltage non-linear resistor
14 Electrode layer
14a Edge of electrode layer
16 Solder
18 Lead terminal
20 Insulation layer
30 Surge absorber
32 Gas arrester
34 Spring member
36 Insulating substrate

Claims (1)

板状の電圧非直線抵抗体の両面に電極層を形成して成るバリスタにおいて、上記電極層の周縁部を被覆する絶縁層を形成したことを特徴とするバリスタ。   A varistor comprising an electrode layer formed on both surfaces of a plate-like voltage nonlinear resistor, wherein an insulating layer covering the peripheral edge of the electrode layer is formed.
JP2008009073U 2008-12-25 2008-12-25 Barista Expired - Lifetime JP3149095U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008009073U JP3149095U (en) 2008-12-25 2008-12-25 Barista

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008009073U JP3149095U (en) 2008-12-25 2008-12-25 Barista

Publications (1)

Publication Number Publication Date
JP3149095U true JP3149095U (en) 2009-03-12

Family

ID=54853697

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008009073U Expired - Lifetime JP3149095U (en) 2008-12-25 2008-12-25 Barista

Country Status (1)

Country Link
JP (1) JP3149095U (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107093506A (en) * 2017-05-19 2017-08-25 华南理工大学 A kind of SMD ZnO varistor and preparation method thereof
CN107146667A (en) * 2017-05-19 2017-09-08 华南理工大学 A kind of high-energy tolerance ZnO varistor piece and preparation method thereof
CN107146668A (en) * 2017-05-19 2017-09-08 华南理工大学 A kind of surface is installed by ZnO varistor and preparation method thereof

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107093506A (en) * 2017-05-19 2017-08-25 华南理工大学 A kind of SMD ZnO varistor and preparation method thereof
CN107146667A (en) * 2017-05-19 2017-09-08 华南理工大学 A kind of high-energy tolerance ZnO varistor piece and preparation method thereof
CN107146668A (en) * 2017-05-19 2017-09-08 华南理工大学 A kind of surface is installed by ZnO varistor and preparation method thereof

Similar Documents

Publication Publication Date Title
US20150280420A1 (en) Surge suppression device
US20090121822A1 (en) Disc Varistor and Method of Manufacturing the Same
US20070217110A1 (en) Tri-phase surge protector and its manufacturing method
JP3149095U (en) Barista
KR100697923B1 (en) PTC device having varistor therin
JP2017204547A (en) Laminated varistor
JP4842004B2 (en) SPD for direct lightning strike
US6498715B2 (en) Stack up type low capacitance overvoltage protective device
JP3149085U (en) Surge absorber
CN210536292U (en) Surge protection device
KR102029471B1 (en) Electrostatic discharge protection device and chip component with the same
JP3853418B2 (en) Overvoltage / overcurrent protection device
US10784027B2 (en) Voltage dependent resistor
CN110556810A (en) Surge protection device
JP3155941U (en) Surge absorber
JP2783150B2 (en) Positive characteristic thermistor element and terminal device for telegraph telephone using the same
US20230170113A1 (en) Tmov device
JP4623415B2 (en) PTC element
CN219144999U (en) Self-protection type arc shielding TCO structure for SPD overvoltage protection
CN218351209U (en) Metal oxide rheostat
KR101977018B1 (en) Varistor module
JPH09306317A (en) Overvoltage-overcurrent protective device
KR102078060B1 (en) Varistor module
CN117831872A (en) Insulation enhanced thermal protection metal oxide varistor
JPH0214288Y2 (en)

Legal Events

Date Code Title Description
R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120218

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120218

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130218

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140218

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term