JP3130843B2 - Test method for semiconductor device - Google Patents

Test method for semiconductor device

Info

Publication number
JP3130843B2
JP3130843B2 JP09282177A JP28217797A JP3130843B2 JP 3130843 B2 JP3130843 B2 JP 3130843B2 JP 09282177 A JP09282177 A JP 09282177A JP 28217797 A JP28217797 A JP 28217797A JP 3130843 B2 JP3130843 B2 JP 3130843B2
Authority
JP
Japan
Prior art keywords
semiconductor device
resin material
test
external
external connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP09282177A
Other languages
Japanese (ja)
Other versions
JPH11118876A (en
Inventor
勝彦 中島
Original Assignee
九州日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 九州日本電気株式会社 filed Critical 九州日本電気株式会社
Priority to JP09282177A priority Critical patent/JP3130843B2/en
Publication of JPH11118876A publication Critical patent/JPH11118876A/en
Application granted granted Critical
Publication of JP3130843B2 publication Critical patent/JP3130843B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、半導体装置の試験
方法に関し、特に高温高湿保管試験における半導体装置
の外部リードの保護に関わる半導体装置の試験方法に関
する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for testing a semiconductor device, and more particularly to a method for testing a semiconductor device related to protection of external leads of a semiconductor device in a high-temperature and high-humidity storage test.

【0002】[0002]

【従来の技術】従来、半導体装置の長期的な電気特性の
信頼性を短期間に調べるためにプレッシャー・クッカー
・テスト(以下PCTと略記する)装置等による高温高
湿保管試験の加速試験が行われている。PCT試験条件
としては、通常PCT装置内を1気圧以上の圧力と10
0〜130℃の温度で相対湿度85%以上の雰囲気と
し、この雰囲気に半導体装置を4〜30日保管し、その
半導体装置本体の電気的特性等の変化を試験する。
2. Description of the Related Art Acceleration tests of high-temperature and high-humidity storage tests using a pressure cooker test (hereinafter abbreviated as PCT) apparatus and the like have been conventionally performed in order to examine the long-term reliability of electrical characteristics of a semiconductor device in a short time. Have been done. The PCT test conditions are usually such that the pressure inside the PCT apparatus is 1 atmosphere or more and 10
The semiconductor device is stored in the atmosphere at a temperature of 0 to 130 ° C. and a relative humidity of 85% or more for 4 to 30 days, and changes in the electrical characteristics and the like of the semiconductor device main body are tested.

【0003】図5は、集積回路(IC)をPCT装置内
に放置し高温高湿保管試験を行っている様子のモデル図
である。図5に示すように、PCT装置1内の置き台7
に被試験部品(IC4)を外部リード5を露出した状態
で一定時間放置し、IC4の電気的特性の安定性につい
て評価される。
FIG. 5 is a model diagram showing a state in which an integrated circuit (IC) is left in a PCT apparatus and a high-temperature and high-humidity storage test is performed. As shown in FIG. 5, the table 7 in the PCT device 1
The device under test (IC4) is left for a certain period of time with the external leads 5 exposed, and the stability of the electrical characteristics of the IC4 is evaluated.

【0004】[0004]

【発明が解決しようとする課題】上記の半導体装置の試
験方法における問題点は、PCT装置内に外部リードを
有するIC等の半導体装置を放置している際に、その外
部リードが露出しているために、該外部リード表面が汚
れや酸化等で変質し、該外部リードの接触抵抗が増加す
るために、高温高湿保管試験後の半導体装置(IC)の
電気的特性測定が実施できないことである。図6は図5
のC−C 部の拡大断面図であり、外部リード5の表面
には表面汚れ変質部6が形成されていることが分かる。
A problem in the above-described method for testing a semiconductor device is that when the semiconductor device such as an IC having external leads is left in the PCT device, the external leads are exposed. As a result, the surface of the external lead is deteriorated due to dirt or oxidation, and the contact resistance of the external lead increases, so that the electrical characteristics of the semiconductor device (IC) after the high-temperature and high-humidity storage test cannot be measured. is there. FIG. 6 shows FIG.
5 is an enlarged cross-sectional view taken along the line C-C of FIG. 5, from which it can be seen that a surface contamination altered portion 6 is formed on the surface of the external lead 5.

【0005】高温高湿保管試験における半導体装置の外
部リードの汚染、酸化等を防止する方法としては、絶縁
材料で外部リードを被覆する公知技術を使用できるが、
試験後にこの絶縁材料を剥離する必要があり、その剥離
の際に被試験部品の特性が劣化したり、また試験工数の
増加の問題がある。
As a method for preventing contamination, oxidation and the like of the external leads of the semiconductor device in a high-temperature and high-humidity storage test, a known technique of coating the external leads with an insulating material can be used.
It is necessary to peel off the insulating material after the test, and at the time of the peeling, there is a problem that the characteristics of the component to be tested are deteriorated and the number of test steps is increased.

【0006】絶縁材料でリード端子を被覆する上記の技
術を改善する方法として、フラットパッケージIC用ソ
ケットとキャリアを用いる技術が特開昭61−1174
68号公報には開示されているが、リード端子の損傷防
止のため、零挿入、抜去化したソケットであるため、ソ
ケット端子とリード端子の接触圧力が弱く、リード端子
表面の汚れ変質を防止できない。
As a method of improving the above-described technique of covering the lead terminals with an insulating material, a technique using a socket for a flat package IC and a carrier is disclosed in Japanese Patent Application Laid-Open No. 61-11761.
Although disclosed in Japanese Patent Publication No. 68, since the socket is zero-inserted and removed to prevent damage to the lead terminal, the contact pressure between the socket terminal and the lead terminal is weak, and the deterioration of the surface of the lead terminal cannot be prevented. .

【0007】本発明の目的は、高温高湿保管試験におい
て半導体装置の外部リードの電気特性測定用の接触面を
選択的に保護し、その接触面の汚れや変質を防止し、高
温高湿保管試験後にその半導体装置の電気特性評価がで
きる半導体装置の試験方法を提供することにある。
SUMMARY OF THE INVENTION It is an object of the present invention to selectively protect a contact surface for measuring electrical characteristics of an external lead of a semiconductor device in a high-temperature and high-humidity storage test, to prevent the contact surface from being stained or deteriorated, and to store a high-temperature and high-humidity storage. It is an object of the present invention to provide a method of testing a semiconductor device which can evaluate the electrical characteristics of the semiconductor device after the test.

【0008】[0008]

【課題を解決するための手段】本発明の第1の構成は、
先端に外部接続部を有し、外装ケースの両端から互いに
反対方向に導出され成形されたスルーホール実装型の
部リードを備えた半導体装置を高温高湿保管試験装置に
セットして、その半導体装置の電気的特性を加速試験す
る半導体装置の試験方法において、前記半導体装置を
記外部リードの前記外部接続部表面をフッ素系高分子樹
脂材で上下から挟んで保持するとともに、バネ材を介し
て前記フッ素系高分子樹脂材を固定治具で固定して前記
外部接続部表面を前記フッ素系高分子樹脂材で押圧し
がら前記加速試験を行い、この試験時の高温高湿環境か
ら前記外部接続部表面の前記フッ素系高分子樹脂材の押
圧面を保護することを特徴とする。また、本発明の第2
の構成は、先端に外部接続部を有し、外装ケースの両端
から互いに反対方向に導出され成形された表面実装型の
外部リードを備えた半導体装置を高温高湿保管試験装置
にセットして、その半導体装置の電気的特性を加速試験
する半導体装置の試験方法において、背中合わせに上下
に重ねた前記半導体装置を前記外部リードの前記外部接
続部表面をフッ素系高分子樹脂材で上下から挟んで保持
するとともに、バネ材を介して前記フッ素系高分子樹脂
材を固定治具で固定して前記外部接続部表面を前記フッ
素系高分子樹脂材で押圧しながら前記加速試験を行い、
この試験時の高温高湿環境から前記外部接続部表面の前
記フッ素系高分子材の押圧面を保護することを特徴とす
る。
According to a first aspect of the present invention, there is provided:
And an external connection portion to the tip, together from both ends of the outer casing
A semiconductor device having a through-hole mounting type external lead led out and formed in the opposite direction is set in a high-temperature and high-humidity storage test device, and an electrical characteristic of the semiconductor device is subjected to an accelerated test. in the method of testing, the external connecting portion surface fluoropolymer tree before <br/> Kigaibu lead the semiconductor device
While holding it from above and below with a grease material,
And fixing the fluoropolymer resin material with a fixing jig.
Do presses the external connection portion surface by the fluorine-based polymer resin
Then, the acceleration test was performed, and the pressing of the fluoropolymer resin material on the surface of the external connection portion was performed from the high-temperature and high-humidity environment during this test.
It is characterized in that the pressure surface is protected. Further, the second aspect of the present invention
The configuration has an external connection part at the tip and both ends of the outer case
From the surface mount type
High temperature and high humidity storage test equipment for semiconductor devices with external leads
To test the electrical characteristics of the semiconductor device.
Up and down in the back-to-back
The semiconductor device stacked on the
The surface of the connecting part is sandwiched from above and below with a fluoropolymer resin material and held
And the fluoropolymer resin through a spring material
Fix the material with a fixing jig and fix the surface of the external connection
Perform the above-mentioned acceleration test while pressing with elementary polymer resin material,
From the high temperature and high humidity environment at the time of this test,
Protecting the pressing surface of the fluoropolymer material
You.

【0009】前記耐熱性樹脂材としてフッ素系高分子樹
脂材や前記外部接続部の押圧面側がフッ素系高分子樹脂
材であり、反対側が弾性高分子樹脂材である2層構造の
樹脂材を使用することができる。
As the heat-resistant resin material, a fluorine-based polymer resin material or a two-layer resin material in which the pressing surface side of the external connection portion is a fluorine-based polymer resin material and the opposite side is an elastic polymer resin material is used. can do.

【0010】本発明においては、半導体装置の外部リー
ドの外部接続部表面に耐熱性樹脂材を押圧して高温高湿
保管試験を実施するために、該外部接続部表面の高温高
湿保管試験後の半導体装置の電気的特性評価のための測
定プローブの接触部を高温高湿環境から保護できる。ま
た、耐熱性樹脂材に上記のように弾性を持たせることに
より、外部リードの外部接続部への耐熱性樹脂材の押圧
を均一にし、外部接続部の汚れや酸化の発生抑制効果を
上げることができる。
In the present invention, in order to perform a high-temperature and high-humidity storage test by pressing a heat-resistant resin material on the surface of the external connection of the external lead of the semiconductor device, The contact portion of the measurement probe for evaluating the electrical characteristics of the semiconductor device can be protected from a high-temperature and high-humidity environment. In addition, by making the heat-resistant resin material elastic as described above, the pressing of the heat-resistant resin material to the external connection portion of the external lead is made uniform, and the effect of suppressing the generation of dirt and oxidation of the external connection portion is improved. Can be.

【0011】[0011]

【発明の実施の形態】本発明の実施の形態について、半
導体装置とし集積回路(IC)を使用した場合について
図面を参照して説明する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiments of the present invention will be described with reference to the drawings, in which an integrated circuit (IC) is used as a semiconductor device.

【0012】図1は、本発明の第1の実施形態の半導体
装置の試験方法を説明するためのPCT装置内の概要図
である。
FIG. 1 is a schematic diagram of a PCT device for explaining a method of testing a semiconductor device according to a first embodiment of the present invention.

【0013】まず、耐熱性樹脂材2をスルーホール実装
型のIC4の外部リード5の外部接続部5aの外側面
(電気的特性測定プローブの接触面となる面)に固定治
具3で固定して押圧する。この耐熱性樹脂材2と固定治
具3で固定されたIC4をPCT装置内の置き台7の上
にセットし、1気圧以上の圧力と100〜130℃の温
度で相対湿度85%以上の条件で高温高湿保管試験を4
〜30日間実施する。外部接続部5aの外側面(電気的
特性測定プローブの接触面となる面)は耐熱性樹脂材2
で押圧されているため、高温高湿保管試験中の高温高湿
環境から保護される。
First, the heat-resistant resin material 2 is fixed to the outer surface of the external connection portion 5a of the external lead 5 of the through-hole mounting type IC 4 (the surface to be the contact surface of the electrical characteristic measuring probe) with the fixing jig 3. And press. The heat-resistant resin material 2 and the IC 4 fixed by the fixing jig 3 are set on a table 7 in a PCT apparatus, and are subjected to a pressure of 1 atm or more, a temperature of 100 to 130 ° C., and a relative humidity of 85% or more. 4 high temperature and high humidity storage tests
Perform for ~ 30 days. The outer surface of the external connection portion 5a (the surface to be the contact surface of the electrical characteristic measuring probe) is made of a heat-resistant resin material 2.
, It is protected from the high temperature and high humidity environment during the high temperature and high humidity storage test.

【0014】なお、耐熱性樹脂材2に固定治具3を固定
する方法としてはネジ止めが一般に使用できるが、ネジ
止め部にバネ材を仲介することにより耐熱性樹脂材2の
押圧力が過剰にならないようにすることができる。固定
治具3の材料としては、ステンレス材のような金属材料
を使用できる。
As a method of fixing the fixing jig 3 to the heat-resistant resin material 2, screwing can be generally used, but the pressing force of the heat-resistant resin material 2 is excessive by interposing a spring material at the screwed portion. Can be avoided. As a material of the fixing jig 3, a metal material such as a stainless steel material can be used.

【0015】上記耐熱性樹脂材2としては、フッ素系高
分子樹脂材や外部接続部5aの押圧面側がフッ素系高分
子樹脂材であり、反対面側が弾性高分子樹脂材である2
層構造の樹脂材を使用することができる。この弾性高分
子樹脂材としてはポリブタジエンやポリウレタン等のゴ
ム弾性の高分子樹脂材を使用できる。
As the heat-resistant resin material 2, a fluorine-based polymer resin material or a fluorine-based polymer resin material on the pressing surface side of the external connection portion 5a is an elastic polymer resin material on the opposite surface side.
A resin material having a layer structure can be used. As the elastic polymer resin material, a rubber elastic polymer resin material such as polybutadiene or polyurethane can be used.

【0016】耐熱性樹脂材2の厚さは1〜5mm程度の
ものでよいが、もっと厚くても構わない。耐熱性樹脂材
2のIC4の外部リード5の押圧面と反対側面に金属補
強板を設けた場合には、耐熱性樹脂材2の厚さは0.1
〜0.2mm程度に薄くすることができ、またその金属
補強板に耐熱性樹脂材2の機械的強度補強と同時に静電
気防止(特にICを耐熱性樹脂材と固定治具で固定セッ
トする際)の役目を持たすことができる。
The thickness of the heat resistant resin material 2 may be about 1 to 5 mm, but may be thicker. When a metal reinforcing plate is provided on the side of the heat-resistant resin material 2 opposite to the pressing surface of the external lead 5 of the IC 4, the thickness of the heat-resistant resin material 2 is 0.1
It can be made as thin as about 0.2 mm, and at the same time as the mechanical strength of the heat-resistant resin material 2 is added to the metal reinforcing plate to prevent static electricity (especially when an IC is fixedly set with a heat-resistant resin material and a fixing jig). Can have the role of.

【0017】図2は上記第1の実施形態における高温高
湿保管試験後の図1のA−A部の断面拡大図であり、耐
熱性樹脂材2の外部接続部5aと接触していなかった部
分には表面汚れ変質部6が形成されているが、外部接続
部5aと接触していた部分には汚れや変質は発生しない
ことを示している。
FIG. 2 is an enlarged cross-sectional view taken along the line AA of FIG. 1 after the high-temperature and high-humidity storage test in the first embodiment, and has not been in contact with the external connection portion 5a of the heat-resistant resin material 2. Although the surface dirt deteriorated portion 6 is formed in the portion, it is shown that the portion that was in contact with the external connection portion 5a is free from dirt and deterioration.

【0018】図3は本発明の第2の実施形態の半導体装
置の試験方法を説明するためのPCT装置内の概要図で
ある。
FIG. 3 is a schematic diagram of the inside of a PCT apparatus for explaining a method of testing a semiconductor device according to a second embodiment of the present invention.

【0019】本実施の形態では、IC4としては表面実
装型のICを使用し、背中合わせしたICを耐熱性樹脂
材2と固定治具で固定し、PCT装置1の置き台7上に
セットし、上記の第1の実施の形態と同様な高温高湿保
管試験を実施する。IC4の外部リード5の外部接続部
5aの表面実装表面は耐熱性樹脂材2で押圧され、高温
高湿保管試験の高温高湿環境から保護することができ
る。
In this embodiment, a surface-mounted IC is used as the IC 4, the back-to-back IC is fixed to the heat-resistant resin material 2 with a fixing jig, and set on the table 7 of the PCT device 1. A high-temperature, high-humidity storage test similar to that of the first embodiment is performed. The surface mounting surface of the external connection portion 5a of the external lead 5 of the IC 4 is pressed by the heat-resistant resin material 2 and can be protected from the high-temperature and high-humidity environment in the high-temperature and high-humidity storage test.

【0020】図4は、図3のB−B線部の拡大断面図で
あり、耐熱性樹脂材2の外部接続部5aと接触していな
かった部分には表面汚れ変質部6が形成されているが、
外部接続部5aと接触していた部分には汚れや変質は発
生しないことを示している。
FIG. 4 is an enlarged cross-sectional view taken along the line BB of FIG. 3. In the portion of the heat-resistant resin material 2 which has not been in contact with the external connection portion 5a, a surface-dirt altered portion 6 is formed. But
This indicates that no stain or deterioration occurs in the portion that has been in contact with the external connection portion 5a.

【0021】[0021]

【発明の効果】本発明の効果は、半導体装置の外部リー
ドの所定の表面箇所を高温高湿保管試験の高温高湿環境
から保護し、前記試験後の電気的特性評価のための外部
リードに測定プロープの接触面を確実に確保でき、コン
タクト不良を防止できることである。
The effect of the present invention is that a predetermined surface portion of an external lead of a semiconductor device is protected from a high-temperature and high-humidity environment in a high-temperature and high-humidity storage test, and the external lead is used for evaluating electrical characteristics after the test. The object is to ensure a contact surface of the measurement probe and prevent a contact failure.

【0022】本発明は外部リードを有する半導体装置ば
かりでなく、他の外部リードをい有するスルーホール実
装や表面実装型の電子部品の高温高湿保管試験に応用で
きる。
The present invention can be applied not only to semiconductor devices having external leads but also to high-temperature and high-humidity storage tests of through-hole mounting and surface-mount type electronic components having other external leads.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の第1の実施形態の半導体装置の試験方
法を説明するためのPCT装置内の概要図である。
FIG. 1 is a schematic diagram of a PCT device for describing a test method of a semiconductor device according to a first embodiment of the present invention.

【図2】図1のA―A線部分の拡大断面図である。FIG. 2 is an enlarged sectional view taken along line AA of FIG.

【図3】本発明の第2の実施形態の半導体装置の試験方
法を説明するためのPCT装置内の概要図である。
FIG. 3 is a schematic diagram inside a PCT device for explaining a test method of a semiconductor device according to a second embodiment of the present invention.

【図4】図3のB―B線部分の拡大断面図である。FIG. 4 is an enlarged sectional view taken along the line BB of FIG. 3;

【図5】従来の半導体装置の試験方法を説明するPCT
装置内の概要図である。
FIG. 5 is a PCT illustrating a conventional method for testing a semiconductor device.
FIG. 2 is a schematic diagram of the inside of the device.

【図6】図5のC―C線部分の拡大断面図である。FIG. 6 is an enlarged sectional view taken along the line CC of FIG. 5;

【符号の説明】[Explanation of symbols]

1 PCT装置 2 耐熱性樹脂材 3 固定治具 4 IC 5 外部リード 5a 外部接続部 6 表面汚れ変質部 7 置き台 DESCRIPTION OF SYMBOLS 1 PCT apparatus 2 Heat resistant resin material 3 Fixing jig 4 IC 5 External lead 5a External connection part 6 Surface dirt deteriorated part 7 Stand

Claims (4)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 先端に外部接続部を有し、外装ケースの
両端から互いに反対方向に導出され成形されたスルーホ
ール実装型の外部リードを備えた半導体装置を高温高湿
保管試験装置にセットして、その半導体装置の電気的特
性を加速試験する半導体装置の試験方法において、前記
半導体装置を前記外部リードの前記外部接続部表面を
ッ素系高分子樹脂材で上下から挟んで保持するととも
に、バネ材を介して前記フッ素系高分子樹脂材を固定治
具で固定して前記外部接続部表面を前記フッ素系高分子
樹脂材で押圧しながら前記加速試験を行い、この試験時
の高温高湿環境から前記外部接続部表面の前記フッ素系
高分子樹脂材の押圧面を保護することを特徴とする半導
体装置の試験方法。
An external case is provided at an end of the outer case.
Molded through holes drawn out from both ends in opposite directions
By setting the semiconductor device having a Lumpur-mounted external leads of the high-temperature and high-humidity storage test apparatus, the test method of a semiconductor device for an accelerated test the electrical characteristics of the semiconductor device, wherein
The semiconductor device is connected to the external connection surface of the external lead by a flash.
It is sandwiched and held with nitrogen-based polymer resin material from above and below.
Then, the fluoropolymer resin material is fixed and fixed via a spring material.
Fix the surface of the external connection section with a tool
Perform the acceleration test while pressing with a resin material, and from the high temperature and high humidity environment at the time of this test, the fluorine-based
A method for testing a semiconductor device, comprising protecting a pressing surface of a polymer resin material .
【請求項2】 先端に外部接続部を有し、外装ケースの
両端から互いに反対方向に導出され成形された表面実装
型の外部リードを備えた半導体装置を高温高湿保管試験
装置にセットして、その半導体装置の電気的特性を加速
試験する半導体装置の試験方法において、背中合わせに
上下に重ねた前記半導体装置を前記外部リードの前記外
部接続部表面をフッ素系高分子樹脂材で上下から挟んで
保持するとともに、バネ材を介して前記フッ素系高分子
樹脂材を固定治具で固定して前記外部接続部表面を前記
フッ素系高分子樹脂材で押圧しながら前記加速試験を行
い、この試験時の高温高湿環境から前記外部接続部表面
の前記フッ素系高分子材の押圧面を保護することを特徴
とする半導体装置の試験方法
2. An external case having an external connection portion at an end thereof.
Molded surface mount derived from opposite ends in opposite directions
Temperature and high humidity storage test for semiconductor devices with external leads
Accelerate the electrical characteristics of the semiconductor device by setting it in the device
In the test method of the semiconductor device to be tested,
The semiconductor device stacked vertically is placed outside the external lead.
Between the top and bottom of the connection part with fluoropolymer resin material from above and below
While holding, the above-mentioned fluoropolymer through a spring material
Fix the resin material with a fixing jig and fix the surface of the external connection
Perform the acceleration test while pressing with a fluoropolymer resin material.
From the high temperature and high humidity environment during this test
Characterized in that the pressing surface of the fluorine-based polymer material is protected.
Semiconductor device testing method .
【請求項3】 前記フッ素系高分子樹脂材の前記外部
ードが接触する反対側が弾性高分子樹脂材である2層構
造の樹脂材を使用した請求項1または2記載の半導体装
置の試験方法。
Wherein the outer re of the fluorine-based polymer resin
The method of testing a semiconductor device according to claim 1 or 2, wherein using the opposite resin material having a two-layer structure is a resilient polymeric resin material is over de contact.
【請求項4】 前記フッ素系高分子樹脂材の前記外部接
続部表面の前記押圧面側の反対面に金属補強板を設けた
請求項1、2または3記載の半導体装置の試験方法。
4. The method for testing a semiconductor device according to claim 1, wherein a metal reinforcing plate is provided on a surface of the fluorine-based polymer resin material opposite to the pressing surface side of the surface of the external connection portion.
JP09282177A 1997-10-15 1997-10-15 Test method for semiconductor device Expired - Fee Related JP3130843B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP09282177A JP3130843B2 (en) 1997-10-15 1997-10-15 Test method for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP09282177A JP3130843B2 (en) 1997-10-15 1997-10-15 Test method for semiconductor device

Publications (2)

Publication Number Publication Date
JPH11118876A JPH11118876A (en) 1999-04-30
JP3130843B2 true JP3130843B2 (en) 2001-01-31

Family

ID=17649098

Family Applications (1)

Application Number Title Priority Date Filing Date
JP09282177A Expired - Fee Related JP3130843B2 (en) 1997-10-15 1997-10-15 Test method for semiconductor device

Country Status (1)

Country Link
JP (1) JP3130843B2 (en)

Also Published As

Publication number Publication date
JPH11118876A (en) 1999-04-30

Similar Documents

Publication Publication Date Title
US6285204B1 (en) Method for testing semiconductor packages using oxide penetrating test contacts
US6258609B1 (en) Method and system for making known good semiconductor dice
US20130106453A1 (en) Jig for use in semiconductor test and method of measuring breakdown voltage by using the jig
US7430797B2 (en) Method for making an electrical component
JPH0855648A (en) Elastomer connector
JP3344684B2 (en) Electronic components
JP3130843B2 (en) Test method for semiconductor device
De Vries Failure mechanism of anisotropic conductive adhesive interconnections in flip chip ICs on flexible substrates
JPH1010191A (en) Connector and method and equipment for testing semiconductor using connector
US6333633B1 (en) Method for inspecting a flexible printed circuit
US6340604B1 (en) Contactor and semiconductor device inspecting method
JPH11108991A (en) Method for testing semiconductor apparatus
JPH0789126B2 (en) Method for testing electrical characteristics of hybrid integrated circuit board
JP3786303B2 (en) Inspection jig
JPS6167247A (en) Hybrid integrated circuit
de Vries et al. SMT-compatibility of adhesive flip chip on foil interconnections with 40-/spl mu/m pitch
Licari et al. Evaluation of electrically insulative adhesives for use in hybrid microcircuit fabrication
JPH10150130A (en) Semiconductor device socket
Poborets et al. Reliability and moisture sensitivity evaluation of 225-pin, 2 layered overmolded (OMPAC) ball grid array package
JP2000138315A (en) Bga-type ic and its manufacture
KR20070010972A (en) Socket and contactor
Teverovsky Effect of temperature cycling and exposure to extreme temperatures on reliability of solid tantalum capacitors
Martin et al. Humidity test of premolded chip carriers
JP2005268090A (en) Contact pin and socket for electrical component
Nemeth et al. Review of the reliability of advanced component packaging technologies

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20001024

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees