JP3097351B2 - Liquid crystal display panel manufacturing method - Google Patents

Liquid crystal display panel manufacturing method

Info

Publication number
JP3097351B2
JP3097351B2 JP28650292A JP28650292A JP3097351B2 JP 3097351 B2 JP3097351 B2 JP 3097351B2 JP 28650292 A JP28650292 A JP 28650292A JP 28650292 A JP28650292 A JP 28650292A JP 3097351 B2 JP3097351 B2 JP 3097351B2
Authority
JP
Japan
Prior art keywords
electrode
pixel
glass substrate
liquid crystal
potential
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP28650292A
Other languages
Japanese (ja)
Other versions
JPH06138460A (en
Inventor
清治 田沼
貴 笹林
剛宗 間山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP28650292A priority Critical patent/JP3097351B2/en
Publication of JPH06138460A publication Critical patent/JPH06138460A/en
Application granted granted Critical
Publication of JP3097351B2 publication Critical patent/JP3097351B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は能動素子型液晶表示パネ
ル、特に多諧調表示を行う能動素子型液晶表示パネルの
製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing an active element type liquid crystal display panel, and more particularly to a method of manufacturing an active element type liquid crystal display panel which performs multi-tone display.

【0002】透明電極等を形成した一対のガラス基板の
対向間隙に液晶を充填した液晶表示装置は、既に多くの
分野に利用されている。特に各画素の電圧を能動素子
(TFY)で制御するTFT型液晶表示パネルは、CR
T(ブラウン管)並みの表示特性が得られるため、携帯
性テレビジョンや各種OA機器の分野等に使用している
が、更に高画質,高性能を目指した開発が活発に行われ
ている。
A liquid crystal display device in which a liquid crystal is filled in a gap between a pair of glass substrates on which a transparent electrode or the like is formed is already used in many fields. In particular, a TFT type liquid crystal display panel in which the voltage of each pixel is controlled by an active element (TFY) has a CR
Since display characteristics comparable to those of a T (cathode tube) can be obtained, they are used in the field of portable televisions and various OA equipments, but developments aiming at higher image quality and higher performance are being actively conducted.

【0003】このような液晶表示パネルは、製造容易で
安価な単純マトリックス方式から、MIM(Metal-Insul
ator-Metal) 二端子素子, TFT(Thin-Film-Transisto
r)素子,TFD(Thin-Film-Diode) 素子等の能動素子を
用いたアクティブマトリックス方式(能動素子型)に替
わる傾向にある。
[0003] Such a liquid crystal display panel has been changed from an easy-to-manufacture and inexpensive simple matrix system to an MIM (Metal-Insul- ble).
ator-Metal) Two-terminal device, TFT (Thin-Film-Transisto)
r) There is a tendency to replace the active matrix method (active element type) using active elements such as elements and TFD (Thin-Film-Diode) elements.

【0004】[0004]

【従来の技術】図2は従来のTFTを用いた能動素子型
液晶表示パネルにおけるTFT基板のパターンを示す平
面図、図3は液晶表示パネルの断面を示す模式図であ
る。
2. Description of the Related Art FIG. 2 is a plan view showing a pattern of a TFT substrate in a conventional active element type liquid crystal display panel using TFTs, and FIG. 3 is a schematic view showing a cross section of the liquid crystal display panel.

【0005】図2および図3において、1はTFT形成
基板(ガラス基板)、2はTFT、3は走査電極、4は
データ電極、5は画素電極、6は液晶表示パネル、7は
基板1に対向する対向基板(ガラス基板)、8は画素電
極5に対向する対向電極、9は液晶、10,11 は配向膜、
12,13 は偏光フィルムである。
In FIGS. 2 and 3, 1 is a TFT forming substrate (glass substrate), 2 is a TFT, 3 is a scanning electrode, 4 is a data electrode, 5 is a pixel electrode, 6 is a liquid crystal display panel, and 7 is a substrate 1. An opposing substrate (glass substrate), 8 an opposing electrode opposing the pixel electrode 5, 9 a liquid crystal, 10 and 11 alignment films,
12, 13 are polarizing films.

【0006】このような表示パネル6において、TFT
2等の作成に際し注意しなければならい点として、作成
工程中に生じる静電気対策がある。具体的には、TFT
2の走査電極3とデータ電極4との間にTFT2の耐圧
を超える高電圧が印加されると、TFT2が破壊される
ことである。
In such a display panel 6, a TFT
A point to be noted in the preparation of the second class is a measure against static electricity generated during the preparation process. Specifically, TFT
When a high voltage exceeding the withstand voltage of the TFT 2 is applied between the second scanning electrode 3 and the data electrode 4, the TFT 2 is broken.

【0007】そこで、従来は表示パネルの表示領域外に
おいて、走査電極群とデータ電極群を電気的に短絡させ
た状態で作業し、最後に該短絡を解除するという方法が
用いられていた。
Therefore, conventionally, a method has been used in which the scan electrode group and the data electrode group are electrically short-circuited outside the display area of the display panel, and finally the short-circuit is released.

【0008】[0008]

【発明が解決しようとする課題】前記従来の短絡防止方
法において、走査電極3とデータ電極4との間の電位は
一定に保たれるため、TFT2の静電気破壊は防ぐこと
ができる。しかし、TFT2はオフ(off) の状態に保た
れ、画素電極5の電位を制御できないため、静電気によ
り画素電極5と対向電極8との間に電位差が生じること
になる。
In the conventional short-circuit prevention method, the potential between the scan electrode 3 and the data electrode 4 is kept constant, so that the electrostatic breakdown of the TFT 2 can be prevented. However, since the TFT 2 is kept off and the potential of the pixel electrode 5 cannot be controlled, a potential difference occurs between the pixel electrode 5 and the counter electrode 8 due to static electricity.

【0009】一般に、画素電極5と対向電極8との間の
電位差は、自然放電で100mV程度以下に自然に緩和する
ため、通常のオン−オフ表示,或る程度の諧調表示を行
う際には、実用上の問題点にならない。
In general, the potential difference between the pixel electrode 5 and the counter electrode 8 is naturally reduced to about 100 mV or less by natural discharge, so that a normal on-off display and a certain gradation display are performed. It is not a practical problem.

【0010】しかし、完全に0Vまでは緩和できないた
め、16諧調以上の多諧調表示を行う場合には、パネル内
の諧調むらが生じる。完全に0Vまで緩和できない原因
は、静電気により画素電極5と対向電極8との間に電位
差が発生すると、その電位差により液晶中の不純物イオ
ンが電極近辺に移動し、配向膜10の表面には液晶9に含
まれる不純物のマイナスイオン15(またはプラスイオン
14)が被着し、配向膜11の表面には液晶9に含まれる不
純物のプラスイオン14(またはマイナスイオン15)が被
着するためである。
[0010] However, since the voltage cannot be completely reduced to 0 V, when performing multi-tone display of 16 tones or more, tone unevenness occurs in the panel. The reason why the voltage cannot be completely reduced to 0 V is that when a potential difference is generated between the pixel electrode 5 and the counter electrode 8 due to static electricity, impurity ions in the liquid crystal move to the vicinity of the electrode due to the potential difference, and the surface of the alignment film 10 Negative ion 15 (or positive ion) of impurities contained in 9
This is because the positive ions 14 (or the negative ions 15) of the impurities contained in the liquid crystal 9 are deposited on the surface of the alignment film 11.

【0011】そこで、表示パネル6を完成後,画素電極
5や対向電極8の電位を制御しても、配向膜10,11 に吸
着された不純物イオン14,15 の存在領域には、不純物イ
オン14,15 により形成されるバイアスが生じ、画素電極
5と対向電極8との間に電位差が残る。
Therefore, after the display panel 6 is completed, even if the potentials of the pixel electrode 5 and the counter electrode 8 are controlled, the impurity ions 14 and 15 adsorbed on the alignment films 10 and 11 are present in the region where the impurity ions 14 and 15 are present. , 15 occur, and a potential difference remains between the pixel electrode 5 and the counter electrode 8.

【0012】かかる不純物イオン14,15 の配列は、一度
被着すると完全には解離し難いため、画素電極5と対向
電極8との間の電位差が0Vに戻らないようになり、表
示品質が低下することになる。
Since the arrangement of the impurity ions 14 and 15 is difficult to completely dissociate once deposited, the potential difference between the pixel electrode 5 and the counter electrode 8 does not return to 0 V, and the display quality deteriorates. Will do.

【0013】[0013]

【課題を解決するための手段】能動素子を用いて画素の
電位を制御する液晶表示パネルにおいて、表示品質の改
善を目的とし、液晶中の不純物イオンに着目した本発明
方法は、第1のガラス基板には多数の画素電位制御用の
能動素子,該能動素子に接続する画素電極,該能動素子
に接続する走査電極,該能動素子に接続するデータ電極
とを形成し、第2のガラス基板には該画素電極に対向す
る対向電極を形成し、該第1のガラス基板の電極形成面
と該第2のガラス基板の電極形成面との対向間隙に液晶
を充填し、該第1,第2のガラス基板の外面に偏光フィ
ルムを貼着した液晶表示パネルにおいて、構成部材に悪
影響を及ぼさない温度に該表示パネルを加熱して該画素
電極と該対向電極とに電位を印加し、該第1のガラス基
板に形成した配向膜および該第2のガラス基板に形成し
た配向膜に被着する該液晶中の不純物イオンを該配向膜
から解離させることである。
SUMMARY OF THE INVENTION In a liquid crystal display panel in which the potential of a pixel is controlled by using an active element, the method of the present invention which focuses on impurity ions in the liquid crystal for the purpose of improving display quality is provided by the first glass. A plurality of active elements for controlling pixel potential, pixel electrodes connected to the active elements, scan electrodes connected to the active elements, and data electrodes connected to the active elements are formed on the substrate, and are formed on the second glass substrate. Forms a counter electrode facing the pixel electrode, fills a gap between the electrode forming surface of the first glass substrate and the electrode forming surface of the second glass substrate with liquid crystal, and In a liquid crystal display panel in which a polarizing film is adhered to the outer surface of a glass substrate, the display panel is heated to a temperature that does not adversely affect the constituent members, and a potential is applied to the pixel electrode and the counter electrode. Orientation formed on a glass substrate And it is to dissociate the impurity ions in the liquid crystal from the alignment film be deposited on an alignment film formed on the glass substrate of the second.

【0014】[0014]

【作用】本願発明者らは、画素電極5と対向電極8との
間の電位差が0Vに戻らないという現象を解決するた
め、液晶中の不純物イオン14,15 に着目し、配向膜10,1
1に被着する不純物イオン14,15 を液晶9中に戻す解離
方法について検討した。
In order to solve the phenomenon that the potential difference between the pixel electrode 5 and the counter electrode 8 does not return to 0 V, the inventors of the present application focused on the impurity ions 14 and 15 in the liquid crystal and focused on the alignment films 10 and 1.
The dissociation method of returning the impurity ions 14 and 15 deposited on 1 into the liquid crystal 9 was studied.

【0015】まず、画素電極5と対向電極8との間の電
位差を 10mV以下にすれば、実用上の表示品質として問
題ないことを確認した。そこで、先ず意図的に画素電極
5と対向電極8との間にDC10Vを1時間印加したと
き、その後の画素電極5と対向電極8との間に200mV程
度の残存バイアス電圧が生じることを確認したのち、両
電極5と8を短絡させた状態でこのバイアス電圧が減衰
し、残存電位差が 10mV以下になるのに要する時間の温
度依存性を調べた。
First, it was confirmed that if the potential difference between the pixel electrode 5 and the counter electrode 8 was set to 10 mV or less, there would be no problem in practical display quality. Thus, it was first confirmed that when DC 10 V was intentionally applied between the pixel electrode 5 and the counter electrode 8 for 1 hour, a residual bias voltage of about 200 mV was generated between the pixel electrode 5 and the counter electrode 8 thereafter. Thereafter, the temperature dependence of the time required for the bias voltage to attenuate with both electrodes 5 and 8 short-circuited and the residual potential difference to become 10 mV or less was examined.

【0016】図1は残存電位差を 10mV以下とするのに
要する時間の温度依存性を示す図である。横軸が表示パ
ネルの温度(℃),縦軸が時間(h)である図1におい
て、プロットした実測値を直線で結んだ残存バイアスの
温度依存特性Aによれば、温度40℃では約20時間, さら
に高温の60℃では約40分で残存バイアスが 10mV以下に
減衰することが判明した。これは、高温になると配向膜
10,11 の表面に吸着されていたイオン14,15 が、解離し
易くなるためと考えられる。
FIG. 1 is a diagram showing the temperature dependence of the time required to reduce the residual potential difference to 10 mV or less. In FIG. 1 in which the horizontal axis is the display panel temperature (° C.) and the vertical axis is the time (h), according to the temperature dependence characteristic A of the residual bias obtained by connecting the plotted measured values with a straight line, at a temperature of 40 ° C., about 20 It was found that the residual bias attenuated to less than 10 mV in about 40 minutes at 60 ° C. This is the orientation film
It is considered that the ions 14, 15 adsorbed on the surfaces of 10, 10 are easily dissociated.

【0017】従って、前記手段により例えば液晶表示パ
ネル6を40℃に加熱した雰囲気中で、画素電極5と対向
電極8との間に所定の電位を20時間程度印加するまた
は、80℃に加熱した雰囲気中で、画素電極5と対向電極
8との間に所定の電位を6分程度印加すれば、イオン1
4,15 は配向膜10,11 から解離して残存バイアス電位差
は10mV以下に減衰し、表示品質が向上する。
Therefore, a predetermined potential is applied between the pixel electrode 5 and the counter electrode 8 for about 20 hours or heated to 80 ° C. in an atmosphere in which the liquid crystal display panel 6 is heated to 40 ° C. by the above means. When a predetermined potential is applied between the pixel electrode 5 and the counter electrode 8 for about 6 minutes in an atmosphere, ions 1
4, 15 are dissociated from the alignment films 10, 11, and the residual bias potential difference is attenuated to 10 mV or less, and the display quality is improved.

【0018】なお、このような効果は、高温下での両電
極間電圧が時間的に平均して電位差がないような印加電
圧、例えば対称方形波であれば一般に生じるものであ
り、高温にするほど処理時間が短縮されるが、処理時間
からの実用性および液晶等のパネル構成部材の物性を考
慮した現時点において、本発明では40℃〜80℃を推奨す
るものである。
Such an effect generally occurs when an applied voltage at which a voltage between both electrodes at a high temperature is temporally averaged and there is no potential difference, for example, a symmetrical square wave, is used. Although the processing time becomes shorter, the present invention recommends 40 ° C. to 80 ° C. at the present time in consideration of practicality from the processing time and physical properties of panel components such as liquid crystal.

【0019】[0019]

【実施例】本発明方法を、画素数が 640×480 であるT
FT液晶表示パネルに適用した実施例を、前出の図1,
2,3を参照に説明する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The method according to the present invention is applied to a case where the number of pixels is 640.times.480.
The embodiment applied to the FT liquid crystal display panel is shown in FIGS.
This will be described with reference to 2 and 3.

【0020】ガラス基板1の表面に、多数のTFT2と
走査電極3とデータ電極4と画素電極5および配向膜10
を形成する。ただし、TFT2, 走査電極3, データ電
極4, 配向膜10の形成に際し、各走査電極3とデータ電
極4は、ガラス基板7を重ねたとき露呈する位置で短絡
した状態とする。
On the surface of the glass substrate 1, a large number of TFTs 2, scanning electrodes 3, data electrodes 4, pixel electrodes 5, and alignment films 10 are provided.
To form However, when forming the TFT 2, the scanning electrode 3, the data electrode 4, and the alignment film 10, each scanning electrode 3 and the data electrode 4 are short-circuited at a position where the glass substrate 7 is exposed.

【0021】次いで、TFT2等を形成した基板1と、
対向電極8,配向膜11を形成した基板7とを対向せし
め、適当な間隙とした基板1と7の周辺を液晶注入口の
開いたシール材で接合する。
Next, the substrate 1 on which the TFT 2 and the like are formed,
The opposing electrode 8 and the substrate 7 on which the alignment film 11 is formed are opposed to each other, and the periphery of the substrates 1 and 7 having an appropriate gap is joined with a sealing material having a liquid crystal injection port.

【0022】次いで、基板1と7の対向間隙に液晶9を
充填してから液晶注入口を封止し、偏光フィルム12,13
を貼着したのち、走査電極3とデータ電極4の短絡部を
解除し、表示パネル6のアセンブリが完了する。
Next, the gap between the substrates 1 and 7 is filled with the liquid crystal 9, and then the liquid crystal injection port is sealed.
Then, the short-circuit portion between the scanning electrode 3 and the data electrode 4 is released, and the assembly of the display panel 6 is completed.

【0023】アセンブリ完了時点の表示パネル6に付
き、任意の20箇所を選択して画素電極5と対向電極8と
の間の電位を測定したところ、±10〜±250mVの電位が
発生していた。
When the potential between the pixel electrode 5 and the counter electrode 8 was measured by selecting 20 arbitrary points on the display panel 6 at the time of the completion of the assembly, a potential of ± 10 to ± 250 mV was generated. .

【0024】そこで、第1の導電性ゴム(図示せず)を
介して多数の走査電極3を接続し、第2の導電性ゴム
(図示せず)を介して多数のデータ電極4を対向電極8
に接続し、図1に示す残存バイアスの温度依存特性Aに
従って、80℃に加熱したオーブン中で15分間、走査電極
3に15VのDC電圧を印加し放置する。
Therefore, a large number of scanning electrodes 3 are connected via a first conductive rubber (not shown), and a large number of data electrodes 4 are connected via a second conductive rubber (not shown). 8
In accordance with the temperature dependency characteristic A of the residual bias shown in FIG. 1, a DC voltage of 15 V is applied to the scanning electrode 3 in an oven heated to 80 ° C. for 15 minutes and left.

【0025】次いで、表示パネル6が室温になるまで炉
中冷却してから取り出し、画素電極5と対向電極8との
間の電位を測定したところ、±10 mV以下に減衰してい
ることが確認された。
Next, the display panel 6 was cooled in a furnace until it reached room temperature and then taken out, and the potential between the pixel electrode 5 and the counter electrode 8 was measured. Was done.

【0026】このような効果は、高温下で画素電極5と
対向電極8とに印加した電位が時間的に平均して差がな
いような印加電圧、例えば画素電極5の印加電位を±3
Vの対称方形波,対向電極8の印加電位を0Vとするま
たは、走査電極3に画素駆動の直流オン電圧を,データ
電極4には対向電極8とにほぼ同電位を印加すれば一般
に生じるものであるが、画素電極5と対向電極8を電気
的に短絡させるのが最も簡便である。
Such an effect is obtained by applying an applied voltage such that the potential applied to the pixel electrode 5 and the counter electrode 8 at high temperature has no difference on average over time, for example, the applied potential of the pixel electrode 5 is ± 3.
A symmetrical square wave of V, which generally occurs when the potential applied to the counter electrode 8 is set to 0 V, or when a DC ON voltage for driving the pixel is applied to the scanning electrode 3 and the same potential is applied to the data electrode 4 as the counter electrode 8. However, it is most simple to electrically short the pixel electrode 5 and the counter electrode 8.

【0027】なお、液晶表示パネルの製造工程中でこの
ような処理を行うには、偏光フィルム貼着後であること
が望ましい。これは、偏光フィルム貼着時に大きな静電
気に起因するバイアスを減衰させるためである。
In order to perform such a process during the manufacturing process of the liquid crystal display panel, it is desirable that the process be performed after the polarizing film is attached. This is to attenuate the bias caused by large static electricity when attaching the polarizing film.

【0028】また、高温にするほど処理時間が短縮され
るが、液晶等のパネル構成部材の物性を考慮した現時点
において、80℃が加熱温度の上限とし、加熱温度の下限
について本願発明では、処理時間の実用性から40℃を推
奨する。
Although the processing time is shortened as the temperature is increased, the upper limit of the heating temperature is set to 80 ° C. at the present time in consideration of the physical properties of the panel constituting members such as the liquid crystal. 40 ° C is recommended from the practicality of time.

【0029】さらに、画素電極5と対向電極8とを電気
的に短絡させるためには、能動素子2を導通状態にする
ことが必要であり、その場合に、各走査電極3には通常
の駆動時と同様な走査電圧を印加してもよいが、より簡
単には各走査電極3を導電性ペースト等の手段で連通せ
しめ、画素駆動のオン電圧を直流で印加してもよい。
Further, in order to electrically short-circuit the pixel electrode 5 and the counter electrode 8, it is necessary to make the active element 2 conductive. The same scanning voltage as that at the time may be applied, but more simply, the scanning electrodes 3 may be connected by means of a conductive paste or the like, and the ON voltage for driving the pixels may be applied by DC.

【0030】[0030]

【発明の効果】以上説明したように本発明によれば、パ
ネル全面において均一表示を実現し、表示品質を向上さ
せることができる。
As described above, according to the present invention, uniform display can be realized over the entire panel, and display quality can be improved.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 液晶表示パネルにおける残存バイアスの温度
依存特性図
FIG. 1 is a diagram showing a temperature dependence characteristic of a residual bias in a liquid crystal display panel.

【図2】 能動素子型液晶表示パネルのTFT基板のパ
ターンを示す平面図
FIG. 2 is a plan view showing a pattern of a TFT substrate of an active element type liquid crystal display panel.

【図3】 液晶表示パネル内における不純物イオンの説
明図
FIG. 3 is an explanatory view of impurity ions in a liquid crystal display panel.

【符号の説明】[Explanation of symbols]

1,7はガラス基板 2は画素電位制御用能動素子 3は走査電極 4はデータ電極 5は画素電極 6は液晶表示パネル 8は対向電極 9は液晶 10,11 は配向膜 12,13 は偏光フィルム 14,15 は液晶中の不純物イオン 1, 7 is a glass substrate 2 is a pixel potential controlling active element 3 is a scanning electrode 4 is a data electrode 5 is a pixel electrode 6 is a liquid crystal display panel 8 is a counter electrode 9 is a liquid crystal 10, 11 is an alignment film 12, 13 is a polarizing film 14,15 are impurity ions in liquid crystal

フロントページの続き (56)参考文献 特開 昭51−30760(JP,A) 特開 昭63−30829(JP,A) 特開 平1−167728(JP,A) 特開 平1−281420(JP,A) 特開 平5−27241(JP,A) 特開 平5−34698(JP,A) (58)調査した分野(Int.Cl.7,DB名) G02F 1/1337 G02F 1/13 101 Continuation of the front page (56) References JP-A-51-30760 (JP, A) JP-A-63-30829 (JP, A) JP-A-1-167728 (JP, A) JP-A-1-281420 (JP) JP-A-5-27241 (JP, A) JP-A-5-34698 (JP, A) (58) Fields investigated (Int. Cl. 7 , DB name) G02F 1/1337 G02F 1/13 101

Claims (4)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 第1のガラス基板(1) には多数の画素電
位制御用の能動素子(2),該能動素子に接続する画素電極
(5),該能動素子に接続する走査電極(3),該能動素子に接
続するデータ電極(4),第1の配向膜(10)とを形成し、第
2のガラス基板(7) には該画素電極に対向する対向電極
(8),第2の配向膜(11)とを形成し、該第1のガラス基板
の電極形成面と該第2のガラス基板の電極形成面との対
向間隙に液晶(9) を充填し、該第1,第2のガラス基板
の外面に偏光フィルム(12,13)を貼着した液晶表示パネ
ル(6) において、構成部材に悪影響を及ぼさない温度に
該表示パネル(6) を加熱して該画素電極(5) と該対向電
極(8) とに電位を印加し、該第1,第2の配向膜(10,1
1) に被着する該液晶(9) 中の不純物イオン(14,15) を
該配向膜(10,11) から解離させること、を特徴とする液
晶表示パネルの製造方法。
1. A first glass substrate (1) has a plurality of pixel potential controlling active elements (2), and pixel electrodes connected to the active elements.
(5), forming a scanning electrode (3) connected to the active element, a data electrode (4) connected to the active element, and a first alignment film (10), and forming the same on a second glass substrate (7). Is a counter electrode facing the pixel electrode
(8) A second alignment film (11) is formed, and a liquid crystal (9) is filled in an opposing gap between the electrode forming surface of the first glass substrate and the electrode forming surface of the second glass substrate. In a liquid crystal display panel (6) in which polarizing films (12, 13) are adhered to the outer surfaces of the first and second glass substrates, the display panel (6) is heated to a temperature that does not adversely affect the components. A potential is applied to the pixel electrode (5) and the counter electrode (8) to apply the first and second alignment films (10, 1).
1. A method for manufacturing a liquid crystal display panel, comprising: dissociating impurity ions (14, 15) in the liquid crystal (9) adhered to (1) from the alignment films (10, 11).
【請求項2】 第1のガラス基板(1) には多数の画素電
位制御用の能動素子(2),該能動素子に接続する画素電極
(5),該能動素子に接続する走査電極(3),該能動素子に接
続し切り離し可能に該走査電極に短絡させたデータ電極
(4),第1の配向膜(10)とを形成し、第2のガラス基板
(7) には該画素電極に対向する対向電極(8),第2の配向
膜(11)を形成し、該第1のガラス基板の電極形成面と該
第2のガラス基板の電極形成面との対向間隙に液晶(9)
を充填し、該第1,第2のガラス基板の外面に偏光フィ
ルム(12,13) を貼着したのち、該走査電極と該データ電
極との短絡を解除し、次いで温度40℃〜80℃に加熱した
雰囲気中で該画素電極と該対向電極とに電位を印加し、
該画素電極に印加した該電位の平均値と該対向電極に印
加した該電位の平均値とがほぼ同じになるようにしたこ
と、を特徴とする請求項1記載の液晶表示パネルの製造
方法。
2. A plurality of active elements (2) for controlling a pixel potential on a first glass substrate (1), and pixel electrodes connected to the active elements.
(5), a scan electrode (3) connected to the active element, a data electrode connected to the active element and detachably short-circuited to the scan electrode
(4) forming a first alignment film (10) and forming a second glass substrate
In (7), a counter electrode (8) facing the pixel electrode and a second alignment film (11) are formed, and the electrode forming surface of the first glass substrate and the electrode forming surface of the second glass substrate are formed. Liquid crystal (9)
After the polarizing films (12, 13) are adhered to the outer surfaces of the first and second glass substrates, the short circuit between the scanning electrode and the data electrode is released, and then the temperature is set at 40 ° C. to 80 ° C. Applying an electric potential to the pixel electrode and the counter electrode in an atmosphere heated to
2. The method according to claim 1, wherein an average value of the potential applied to the pixel electrode is substantially equal to an average value of the potential applied to the counter electrode.
【請求項3】 第1のガラス基板(1) には多数の画素電
位制御用の能動素子(2),該能動素子に接続する画素電極
(5),該能動素子に. 続する走査電極(3),該能動素子に接
続し切り離し可能に該走査電極に短絡させたデータ電極
(4),第1の配向膜(10)とを形成し、第2のガラス基板
(7) には該画素電極に対向する対向電極(8),第2の配向
膜(11)を形成し、該第1のガラス基板の電極形成面と該
第2のガラス基板の電極形成面との対向間隙に液晶(9)
を充填し、該第1,第2のガラス基板の外面に偏光フィ
ルム(12,13) を貼着したのち、該走査電極と該データ電
極との短絡を解除し、次いで温度40℃〜80℃に加熱した
雰囲気中で該走査電極には該画素の駆動オン電圧を直流
状態で印加すると共に、該データ電極には該対向電圧と
ほぼ同電位を印加し、該画素電極に印加した該電位の平
均値と該対向電極に印加した該電位の平均値とがほぼ同
じになるようにしたこと、を特徴とする請求項1記載の
液晶表示パネルの製造方法。
3. A first glass substrate (1) has a plurality of active elements (2) for controlling pixel potential, and pixel electrodes connected to the active elements.
(5) The scanning electrode (3) connected to the active element. The data electrode connected to the active element and detachably short-circuited to the scanning electrode.
(4) forming a first alignment film (10) and forming a second glass substrate
In (7), a counter electrode (8) facing the pixel electrode and a second alignment film (11) are formed, and the electrode forming surface of the first glass substrate and the electrode forming surface of the second glass substrate are formed. Liquid crystal (9)
After the polarizing films (12, 13) are adhered to the outer surfaces of the first and second glass substrates, the short circuit between the scanning electrode and the data electrode is released, and then the temperature is set at 40 ° C. to 80 ° C. In a heated atmosphere, a drive-on voltage of the pixel is applied to the scan electrode in a DC state, and a substantially same potential as the counter voltage is applied to the data electrode, and the potential of the potential applied to the pixel electrode is reduced. 2. The method according to claim 1, wherein the average value and the average value of the potential applied to the counter electrode are substantially equal.
【請求項4】 前記画素電極(5) と前記対向電極(8) を
電気的に短絡して前記電位を印加したのち該短絡を解除
すること、を特徴とする請求項1記載の液晶表示パネル
の製造方法。
4. The liquid crystal display panel according to claim 1, wherein said pixel electrode (5) and said counter electrode (8) are electrically short-circuited, and said short-circuit is released after applying said potential. Manufacturing method.
JP28650292A 1992-10-26 1992-10-26 Liquid crystal display panel manufacturing method Expired - Fee Related JP3097351B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP28650292A JP3097351B2 (en) 1992-10-26 1992-10-26 Liquid crystal display panel manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP28650292A JP3097351B2 (en) 1992-10-26 1992-10-26 Liquid crystal display panel manufacturing method

Publications (2)

Publication Number Publication Date
JPH06138460A JPH06138460A (en) 1994-05-20
JP3097351B2 true JP3097351B2 (en) 2000-10-10

Family

ID=17705240

Family Applications (1)

Application Number Title Priority Date Filing Date
JP28650292A Expired - Fee Related JP3097351B2 (en) 1992-10-26 1992-10-26 Liquid crystal display panel manufacturing method

Country Status (1)

Country Link
JP (1) JP3097351B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108873498A (en) * 2018-06-29 2018-11-23 上海天马微电子有限公司 Display panel, display device and plasma-based method for implanting

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7404987B2 (en) 2020-04-16 2023-12-26 セイコーエプソン株式会社 Display device driving method and display device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108873498A (en) * 2018-06-29 2018-11-23 上海天马微电子有限公司 Display panel, display device and plasma-based method for implanting
CN108873498B (en) * 2018-06-29 2021-04-09 上海天马微电子有限公司 Display panel, display device and plasma injection method

Also Published As

Publication number Publication date
JPH06138460A (en) 1994-05-20

Similar Documents

Publication Publication Date Title
JP3086606B2 (en) Liquid crystal display
JP2770763B2 (en) Active matrix liquid crystal display
KR0136867B1 (en) Liquid crystal display device
US5471329A (en) Active matrix type liquid crystal display panel and a method for producing the same, having a construction capable of preventing breakdown of the switching elements or deterioration due to static electricity
JP3097351B2 (en) Liquid crystal display panel manufacturing method
KR100692323B1 (en) Liquid crystal display apparatus
JP2721214B2 (en) Liquid crystal display
JPH0259723A (en) Tn type liquid crystal display panel
KR100269054B1 (en) Lcd display
US6914657B2 (en) Liquid crystal display
US7034334B1 (en) Liquid crystal display apparatus
JP2616948B2 (en) Liquid crystal display defect inspection and repair equipment
JP3086142B2 (en) Liquid crystal display
JPH0786610B2 (en) Liquid crystal display
KR20020091454A (en) Apparatus for liquid crystal display
US5866301A (en) Method of manufacturing thin film diode
JPH0933890A (en) Driving method for liquid crystal display device
JP2910790B2 (en) LCD panel
KR0175363B1 (en) Thin film liquid crystal display with non-polar orientation layer
JPH0682786A (en) Liquid crystal display element and its manufacture
JP3210443B2 (en) Liquid crystal display
JP2879647B2 (en) Manufacturing method of liquid crystal display device
JP2721214C (en)
JPH03174123A (en) Electrooptical device and production thereof
JPH08106078A (en) Liquid crystal display device

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20000711

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070811

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080811

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080811

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090811

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090811

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100811

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110811

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110811

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120811

Year of fee payment: 12

LAPS Cancellation because of no payment of annual fees