JP2953910B2 - Stamping device - Google Patents
Stamping deviceInfo
- Publication number
- JP2953910B2 JP2953910B2 JP14415393A JP14415393A JP2953910B2 JP 2953910 B2 JP2953910 B2 JP 2953910B2 JP 14415393 A JP14415393 A JP 14415393A JP 14415393 A JP14415393 A JP 14415393A JP 2953910 B2 JP2953910 B2 JP 2953910B2
- Authority
- JP
- Japan
- Prior art keywords
- product
- defective
- products
- section
- marking
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Description
【0001】[0001]
【産業上の利用分野】本発明は捺印装置に関し、特にL
SIテスターによる選別作業前に製品の捺印作業を行う
捺印装置に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a stamping device, and
The present invention relates to a marking device for performing a marking work on a product before a sorting work by an SI tester.
【0002】[0002]
【従来の技術】従来の捺印装置は、図2に示すように、
製品滑走部9と製品捺印部10と製品収納部11で構成
されており、捺印未了の製品は製品滑走部9を1個づつ
滑走し全て製品捺印部10に送られる。製品捺印部10
では、製品の商標,型名,ロットNO.などを捺印す
る。捺印を完了した製品は、全て製品収納部11に収納
される。その後LSIテスターで電気的特性などをテス
トし良品と不良品に選別される。2. Description of the Related Art As shown in FIG.
The product is composed of a product sliding section 9, a product marking section 10, and a product storage section 11. Products that have not been stamped are slid on the product sliding section 9 one by one and are all sent to the product marking section 10. Product marking section 10
Then, the product's trademark, model name, lot No. And stamp it. All the products that have been stamped are stored in the product storage unit 11. After that, electrical characteristics and the like are tested by an LSI tester, and a good product and a defective product are selected.
【0003】[0003]
【発明が解決しようとする課題】この従来の捺印装置で
は、製品滑走部に送られてきた製品全てに捺印作業を行
う。すなわち、送られてきた製品が前工程で発生した不
良であろうが良品であろうが全てに対して捺印作業を行
うので無駄な作業を行ってしまうという問題があった。In the conventional stamping apparatus, a stamping operation is performed on all products sent to the product sliding section. That is, there is a problem that the stamping work is performed on all the sent products, whether they are defective or non-defective products generated in the previous process, resulting in unnecessary work.
【0004】[0004]
【課題を解決するための手段】本発明の捺印装置は、従
来の捺印機能の他に製品の端子の機能をテストできる簡
易LSIテスター及び製品測定部を備えている。捺印作
業前にこれらを使い製品の端子の機能をテストする事に
より不良品に捺印する無駄な作業を省く事ができ課題を
解決する。The marking device of the present invention includes a simple LSI tester capable of testing the function of a product terminal and a product measuring unit in addition to the conventional marking function. By using these before testing, the function of the terminal of the product can be tested to eliminate the useless work of stamping the defective product and solve the problem.
【0005】[0005]
【実施例】次に本発明について図面を参照して説明す
る。図1は本発明の一実施例の捺印装置の概略図であ
る。捺印未了の製品は製品滑走部1を1個づつ滑走し製
品測定部5に送られる。製品測定部5は、図3に示す様
な構造となっている。製品12は、簡易LSIテスター
17と配線16で結線されているコンタクター14と製
品の端子部13で接触する。一方簡易LSIテスター1
7は製品12の電源を供給するための直流電源18と製
品の端子に直流電流を供給するための直流電源18′と
測定する端子及び電源端子を選択する選択器20及び流
れた電流を測定し合・否を判定する判定器19とから構
成される。製品測定部5では、送られてきた製品に対し
て端子機能テストを行う。テスト方法を説明すると、製
品の電源端子に一定電圧を供給し、製品の端子1本づつ
直流電流を供給し流れる電流を測定する。図4を用い説
明すると製品の端子21はインナーリード22,ワイヤ
ー23,パッド24を介してチップ25内部に接続され
ているので正常に組立てていれば電流Iが流れる。電流
Iが流れない端子が1本でもあれば測定した製品は不良
と判定される。不良と判定された製品は図1の不良品滑
走部3に送られ捺印作業は行わずに不良品収納部8へ収
納される。また全ての端子に電流Iが流れれば良品と判
定し図1の良品滑走部2へ送られる。そして製品の捺印
作業を行い良品収納部7へ収納される。以上の様な動作
により組立良品と組立不良品を選別し、良品にのみ捺印
する事が可能で2〜3%工数の削減ができる。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings. FIG. 1 is a schematic view of a stamping device according to one embodiment of the present invention. Products that have not been stamped are slid one by one on the product sliding section 1 and sent to the product measuring section 5. The product measuring section 5 has a structure as shown in FIG. The product 12 comes into contact with the contactor 14 connected to the simple LSI tester 17 via the wiring 16 at the terminal 13 of the product. On the other hand, simple LSI tester 1
Reference numeral 7 denotes a DC power supply 18 for supplying power to the product 12, a DC power supply 18 'for supplying DC current to the terminals of the product, and a selector 20 for selecting a terminal to be measured and a power supply terminal, and measures a flowing current. And a decision unit 19 for judging a match. The product measuring section 5 performs a terminal function test on the sent product. The test method will be described. A constant voltage is supplied to a power supply terminal of a product, a DC current is supplied to each terminal of the product, and a flowing current is measured. Referring to FIG. 4, the terminal 21 of the product is connected to the inside of the chip 25 via the inner lead 22, the wire 23, and the pad 24, so that the current I flows if assembled normally. If there is at least one terminal through which the current I does not flow, the measured product is determined to be defective. The product determined to be defective is sent to the defective product sliding unit 3 in FIG. 1 and stored in the defective product storage unit 8 without performing the stamping operation. If the current I flows through all the terminals, it is determined to be a non-defective product and is sent to the non-defective product sliding section 2 in FIG. Then, the product is stamped and stored in the non-defective product storage unit 7. By the operation as described above, a non-defective assembly and a defective assembly can be selected, and only the non-defective product can be stamped, thereby reducing man-hours by 2 to 3%.
【0006】次に第二の実施例について説明する。図5
は第二の実施例の概略図である。前述の実施例では製品
測定部で不良と判定された場合不良品滑走部に送られ不
良品収納部へ収納される構造となっていたが、第二の実
施例では図5に示すように、製品測定部30で良・不良
の判定のみを行い製品は、製品滑走部28に送られ製品
捺印部31では、良品と判定された製品には捺印作業を
行うが不良と判定された製品には簡易LSIテスター2
9より不良信号を受け捺印作業を行わずにこの部分は通
り抜けるだけとなる。良・不良品共良品・不良品分配器
32に一端収納され簡易LSIテスター29より良・不
良信号を受け良品は良品収納部3へ不良品は不良品収納
部34へ分配される。以上述べた様に第二の実施例で
は、良品・不良品の滑走部を共用できるので装置を小型
化できるという利点を有する。Next, a second embodiment will be described. FIG.
FIG. 4 is a schematic view of a second embodiment. In the above-described embodiment, when the product measurement unit determines that the product is defective, the product is sent to the defective product sliding unit and stored in the defective product storage unit. However, in the second embodiment, as shown in FIG. The product measuring unit 30 performs only the determination of good or bad, and the product is sent to the product sliding unit 28, and the product marking unit 31 performs the marking work on the product determined to be non-defective, but does not apply to the product determined to be defective. Simple LSI tester 2
This part only passes through without receiving a bad signal from 9 and performing the sealing work. The good / defective product is once stored in the non-defective / defective product distributor 32 and receives the good / defective signal from the simple LSI tester 29. The good product is distributed to the non-defective product storage unit 3 and the defective product is distributed to the defective product storage unit 34. As described above, the second embodiment has an advantage that the size of the apparatus can be reduced because the sliding portions for good and defective products can be shared.
【0007】[0007]
【発明の効果】以上説明したように本発明は、捺印未了
品を良品と不良品に区分し良品にのみ捺印作業を行うの
で不良品に捺印する無駄な作業を行わず工数が削減でき
るという利点を有する。As described above, according to the present invention, the incompletely stamped product is classified into a non-defective product and a defective product, and only the non-defective product is stamped. Has advantages.
【図1】本発明の一実施例の概略図。FIG. 1 is a schematic diagram of one embodiment of the present invention.
【図2】従来の捺印装置の概略図。FIG. 2 is a schematic diagram of a conventional marking device.
【図3】図1の製品測定部及び簡易LSIテスターの詳
細図。FIG. 3 is a detailed view of a product measuring section and a simple LSI tester of FIG. 1;
【図4】製品測定時の概略図。FIG. 4 is a schematic diagram when measuring a product.
【図5】本発明の第二の実施例の概略図。FIG. 5 is a schematic view of a second embodiment of the present invention.
1,9,27,28 製品滑走部 2 良品滑走部 3 不良品滑走部 4,17,29 簡易LSIテスター 5,30 製品測定部 6,10,31 製品捺印部 7,33 良品収納部 8,34 不良品収納部 11 製品収納部 12,13,26 製品 14,15 コンタクター 16 配線 18,18′ 直流電源 19 判定器 20 選択器 21 端子 22 インナーリード 23 ワイヤー 24 パッド 25 チップ 32 良品・不良品分配器 1, 9, 27, 28 Product sliding section 2 Good product sliding section 3 Defective product sliding section 4, 17, 29 Simple LSI tester 5, 30 Product measuring section 6, 10, 31 Product marking section 7, 33 Good product storing section 8, 34 Defective product storage unit 11 Product storage unit 12, 13, 26 Product 14, 15 Contactor 16 Wiring 18, 18 'DC power supply 19 Judge 20 Selector 21 Terminal 22 Inner lead 23 Wire 24 Pad 25 Chip 32 Good / defective product distributor
Claims (1)
導体製品の端子機能をテストする簡易LSIテスター
と、前記簡易テスターに接続され前記半導体製品の良品
・不良品の判定を行う製品測定部と、製品捺印部と、良
品収納部と、不良品収納部とを備え、前記製品測定部で
の判定結果に基いて、良品は製品捺印部で捺印を行った
後良品収納部に収納し、不良品は捺印を行わずに不良品
収納部に収納するようにしたことを特徴とする捺印装
置。1. A Marking device of semiconductor products, the semi
Simple LSI tester for testing terminal functions of conductor products
And a good product of the semiconductor product connected to the simple tester.
・ The product measurement unit that determines defective products, the product
Product storage unit, comprising a defective product storage unit, the product measurement unit
Non-defective products were stamped at the product marking area based on the judgment result of
Stored in the post-defective product storage section
A marking device characterized by being stored in a storage section .
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14415393A JP2953910B2 (en) | 1993-06-16 | 1993-06-16 | Stamping device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14415393A JP2953910B2 (en) | 1993-06-16 | 1993-06-16 | Stamping device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH076936A JPH076936A (en) | 1995-01-10 |
JP2953910B2 true JP2953910B2 (en) | 1999-09-27 |
Family
ID=15355448
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14415393A Expired - Fee Related JP2953910B2 (en) | 1993-06-16 | 1993-06-16 | Stamping device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2953910B2 (en) |
-
1993
- 1993-06-16 JP JP14415393A patent/JP2953910B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH076936A (en) | 1995-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH08271565A (en) | Method for inspecting connecting state of power supply apparatus and power supply apparatus using method thereof | |
EP0622733B1 (en) | Method and device for testing integrated power devices | |
US6833722B2 (en) | Electronic circuit device with a short circuit switch using transistors and method of testing such a device | |
JP2953910B2 (en) | Stamping device | |
US5101152A (en) | Integrated circuit transfer test device system utilizing lateral transistors | |
JPH0245339B2 (en) | HANDOTAISHUSEKIKAIROSOCHI | |
US5412337A (en) | Semiconductor device providing reliable conduction test of all terminals | |
JP2730504B2 (en) | Test probe pin contact failure judgment method and in-circuit tester | |
JP3979619B2 (en) | Method for detecting disconnection of internal wiring of semiconductor device | |
JPH05190637A (en) | Test method of semiconductor integrated circuit | |
KR930010725B1 (en) | Multi-probing testing apparatus of c-mos memory | |
JPH0697254B2 (en) | Circuit board inspection method | |
KR0177987B1 (en) | Multiple semiconductor chip test method | |
JPH03185744A (en) | Semiconductor element | |
JPH0634707A (en) | Measuring method for device | |
JP2836101B2 (en) | Prober attachment board | |
JPH05232176A (en) | Continuity testing device | |
JPH04326073A (en) | Apparatus for measuring semiconductor device | |
KR970003740A (en) | Determination of repair status by failure mode and semiconductor device having the circuit | |
JPH01240873A (en) | Test of semiconductor integrated circuit | |
KR960035938A (en) | Wafer Level Burn-in and Test Methods | |
JPH05281297A (en) | Method of testing semiconductor device | |
JPS587573A (en) | Testing method of ic | |
KR980012185A (en) | Electrical test equipment for wafers | |
JPH01244381A (en) | Method for checking integrated circuit device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19990629 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313532 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |