JP2939677B2 - Spread spectrum demodulator - Google Patents

Spread spectrum demodulator

Info

Publication number
JP2939677B2
JP2939677B2 JP2081092A JP2081092A JP2939677B2 JP 2939677 B2 JP2939677 B2 JP 2939677B2 JP 2081092 A JP2081092 A JP 2081092A JP 2081092 A JP2081092 A JP 2081092A JP 2939677 B2 JP2939677 B2 JP 2939677B2
Authority
JP
Japan
Prior art keywords
spread spectrum
signal
output
demodulator
code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2081092A
Other languages
Japanese (ja)
Other versions
JPH05219017A (en
Inventor
勝志 吉原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NIPPON DENKI ENJINIARINGU KK
Original Assignee
NIPPON DENKI ENJINIARINGU KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NIPPON DENKI ENJINIARINGU KK filed Critical NIPPON DENKI ENJINIARINGU KK
Priority to JP2081092A priority Critical patent/JP2939677B2/en
Publication of JPH05219017A publication Critical patent/JPH05219017A/en
Application granted granted Critical
Publication of JP2939677B2 publication Critical patent/JP2939677B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は、スペクトラム拡散復調
装置の符号同期制御において、低C/Nでも安定に動作
するために、符号同期回路を改善したスペクトラム拡散
復調装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a spread spectrum demodulation apparatus in which a code synchronization circuit is improved in order to operate stably even at a low C / N in code synchronization control of the spread spectrum demodulation apparatus.

【0002】[0002]

【従来の技術】従来のスペクトラム拡散復調装置は、図
2に示すように、スペクトラム拡散された受信信号1
は、次の分配器2で3分岐される。この分岐出力は、ミ
キサ3〜5へそれぞれ送られ、ここでPN発生器6から
のPN信号とミキサされる。PN信号としては、位相が
+Δ/2,−Δ/2,0ずれた3種類の信号であり、Δ
は1ビットのパルス幅を意味する。このミキサ出力は、
次の帯域通過ろ波器7A〜7C及び13A〜13Cへ供
給される。これらの帯域通過ろ波器は、逆拡散後の情報
スペクトラムだけを通過させC/Nを改善させるために
接続されている。すなわち、処理利得を得るためであ
り、帯域通過ろ波器13は帯域通過ろ波器7より狭帯域
に設定されている。これらの帯域通過ろ波器の出力はそ
れぞれ検波器8A〜8C及び14A〜14Cへ供給さ
れ、そこには、IF信号を検波し低域通過ろ波器(図示
せず)を通して直流電圧を生成している。検波器8B,
8Cの出力は、次の差分器9に入り、この出力はループ
フィルタ10へ入力される。この出力は、電圧制御発振
器(VCO)11に入り、ゲート回路12を通ってPN
発生器6へ供給されて、逆拡散するためのディレイロッ
クループ(DLL)を形成している。一方検波器14A
〜14Cの出力は、判定器15A〜15Cへ入力され、
符号同期がとれない時には、符号同期制御器16からA
NDゲート12へ任意間隔のパルスを出しており、VC
O11出力のクロックが任意間隔で削除され、受信信号
1とPN発生器6出力の間でPN符号の掃引が行なわれ
ている。もし、ミキサ3〜5の出力にて逆拡散による相
関がとれると、検波器14A〜14Cに電圧が現われ、
その電圧があるスレショールド電圧を超えた場合に判定
器15A〜15Cは相関有りと判定する。この判定出力
による符号同期制御器16は、ゲート回路12へのパル
ス出力を停止し、ディレイロックループにより定常ロッ
ク状態へと移行する。定常ロック状態においては、ミキ
サ3出力に常に逆拡散復調信号が現われており、一方
は、次のPSK復調器17へ入り、他方は帯域通過ろ波
器7A,検波器8A,判定器15Dへと順次通過する。
PSK復調器17では復調データ18及び受信クロック
19として出力される。また、判定器15Dの出力は符
号同期制御器16により常に監視されており、判定器1
5Dで相関なしと判定した場合には、符号同期制御器1
6は再度ANDゲート12へ掃引パルスを出力して符号
同期を再度とるために掃引を行なう。
2. Description of the Related Art As shown in FIG. 2, a conventional spread spectrum demodulation apparatus receives a received signal 1 having undergone spread spectrum.
Is branched into three in the next distributor 2. This branch output is sent to each of the mixers 3 to 5, where it is mixed with the PN signal from the PN generator 6. The PN signals are three kinds of signals whose phases are shifted by + Δ / 2, −Δ / 2, 0.
Means a pulse width of 1 bit. This mixer output is
It is supplied to the next band-pass filters 7A to 7C and 13A to 13C. These band-pass filters are connected to pass only the information spectrum after despreading and improve C / N. That is, in order to obtain a processing gain, the band-pass filter 13 is set to have a narrower band than the band-pass filter 7. The outputs of these band-pass filters are supplied to detectors 8A to 8C and 14A to 14C, respectively, where the IF signals are detected and a DC voltage is generated through a low-pass filter (not shown). ing. Detector 8B,
The output of 8C enters the next differentiator 9, and this output is input to the loop filter 10. This output enters a voltage controlled oscillator (VCO) 11 and passes through a gate circuit 12 to a PN
The signal is supplied to the generator 6 to form a delay lock loop (DLL) for despreading. On the other hand, detector 14A
To 14C are input to the determiners 15A to 15C,
When the code synchronization cannot be achieved, the code synchronization controller 16
Pulses at arbitrary intervals are output to the ND gate 12, and VC
The clock of the O11 output is deleted at an arbitrary interval, and the PN code is swept between the received signal 1 and the output of the PN generator 6. If the correlation by despreading is obtained at the outputs of the mixers 3 to 5, voltages appear on the detectors 14A to 14C,
When the voltage exceeds a certain threshold voltage, the determiners 15A to 15C determine that there is a correlation. The code synchronization controller 16 based on this determination output stops the pulse output to the gate circuit 12, and shifts to the steady lock state by the delay lock loop. In the stationary lock state, a despread demodulated signal always appears at the output of the mixer 3, one enters the next PSK demodulator 17, and the other enters the band-pass filter 7A, the detector 8A, and the determiner 15D. Pass sequentially.
The PSK demodulator 17 outputs the demodulated data 18 and the received clock 19. The output of the decision unit 15D is constantly monitored by the code synchronization controller 16, and the decision unit 1D
If it is determined that there is no correlation in 5D, the code synchronization controller 1
Numeral 6 again outputs a sweep pulse to the AND gate 12 and performs sweeping to re-establish code synchronization.

【0003】[0003]

【発明が解決しようとする課題】上述した従来のスペク
トラム拡散復調装置は、低C/Nで判定器出力が誤動作
した場合に、符号同期状態にもかかわらず、ANDゲー
トにより掃引を開始するという欠点がある。この対策と
して検波器内の低域通過ろ波器の帯域を狭帯域にして判
定誤りを軽減する方法もあるが、この場合には、応答速
度が遅くなるので、掃引速度を遅くする必要がある。し
たがって低域通過ろ波器の帯域幅をある値より小さくす
ることはできず、低C/Nになると誤動作する確率が高
くなる欠点がある。なおDLLのループは、低C/Nで
十分動作させることが可能である。
The conventional spread spectrum demodulator described above has a drawback that when the output of the decision unit malfunctions at low C / N, the sweep is started by the AND gate regardless of the code synchronization state. There is. As a countermeasure, there is a method of reducing the determination error by narrowing the band of the low-pass filter in the detector, but in this case, the response speed becomes slow, so the sweep speed needs to be slowed. . Therefore, the bandwidth of the low-pass filter cannot be made smaller than a certain value, and when the C / N becomes low, there is a disadvantage that the probability of malfunctioning increases. Note that the DLL loop can be operated sufficiently at a low C / N.

【0004】[0004]

【課題を解決するための手段】本発明のスペクトラム拡
散復調装置は、情報スペクトラムがPN符号により拡散
されて送られてくるスペクトラム拡散信号を受信し、こ
の受信された拡散信号を送信側と同じPN符号を用いて
逆拡散し、情報スペクトラムを復調するスペクトラム拡
散復調装置において、逆拡散復調後の情報信号がPSK
復調器で復調できたことを示す同期信号とスペクトラム
拡散復調装置内の相関有無判定器出力信号とを入力し論
理和出力を符号同期制御回路に供給するORゲートを有
する。
SUMMARY OF THE INVENTION A spread spectrum demodulator according to the present invention receives a spread spectrum signal transmitted by spreading an information spectrum by a PN code, and transmits the received spread signal to the same PN as that on the transmitting side. In a spread spectrum demodulator for demodulating an information spectrum by despreading using a code, the information signal after the despread demodulation is PSK.
An OR gate is provided which inputs a synchronization signal indicating that demodulation has been successfully performed by the demodulator and an output signal of the correlation presence / absence determiner in the spread spectrum demodulator and supplies a logical sum output to the code synchronization control circuit.

【0005】[0005]

【実施例】次に、本発明について図面を参照して説明す
る。図1において、図2と同一の符号は、同一機能を有
する。すなわち、図1の実施例はPSK復調器17と判
定器15Dの出力と符号同期制御器16との間にORゲ
ート20を接続している。
Next, the present invention will be described with reference to the drawings. 1, the same reference numerals as those in FIG. 2 have the same functions. That is, in the embodiment of FIG. 1, the OR gate 20 is connected between the output of the PSK demodulator 17, the output of the decision unit 15D, and the code synchronization controller 16.

【0006】次に本実施例の動作を説明する。逆拡散に
よる同期が確立し、PSK復調器17でも同期が確立す
ると、PSK復調器17から同期信号をORゲート20
の入力へ供給する。ORゲート20は判定器15Dの出
力も入力するので、一度、PSK復調器17の同期が確
立すると、判定器15出力がマスクされ、低C/Nによ
って判定器15D出力が誤動作してもPSK復調器17
が同期状態にある限り、PN発生器16は、掃引を開始
することはない。
Next, the operation of this embodiment will be described. When the synchronization by the despreading is established and the synchronization is also established in the PSK demodulator 17, the synchronizing signal is sent from the PSK demodulator
To the input of Since the OR gate 20 also receives the output of the determiner 15D, once the synchronization of the PSK demodulator 17 is established, the output of the determiner 15 is masked, and the PSK demodulation is performed even if the output of the determiner 15D malfunctions due to low C / N. Table 17
As long as is synchronized, PN generator 16 will not initiate a sweep.

【0007】[0007]

【発明の効果】以上説明したように本発明は、PSK復
調器で生成される同期信号とスペクトラム拡散復調装置
内判定器出力信号とを入力とするORゲートを備えるこ
とにより、一度同期が確立すると低C/N状態でも安定
に同期を維持し、逆拡散の誤動作による符号掃引動作を
行なわない効果がある。
As described above, the present invention comprises an OR gate that inputs a synchronization signal generated by a PSK demodulator and an output signal from a decision unit in a spread spectrum demodulator, so that once synchronization is established, There is an effect that the synchronization is stably maintained even in the low C / N state, and the code sweep operation due to the malfunction of the despreading is not performed.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例のブロック図である。FIG. 1 is a block diagram of one embodiment of the present invention.

【図2】従来のスペクトラム拡散復調装置のブロック図
である。
FIG. 2 is a block diagram of a conventional spread spectrum demodulator.

【符号の説明】[Explanation of symbols]

1 受信信号 2 分配器 3〜5 ミキサ 6 PN発生器 7A〜7C,13A〜13C 帯域通過ろ波器 8A〜8C,14A〜14C 検波器 9 差分器 10 ループフィルタ 11 電圧制御発振器(VCO) 12 ANDゲート 20 ORゲート Reference Signs List 1 received signal 2 distributor 3-5 mixer 6 PN generator 7A-7C, 13A-13C bandpass filter 8A-8C, 14A-14C detector 9 differentiator 10 loop filter 11 voltage controlled oscillator (VCO) 12 AND Gate 20 OR gate

Claims (1)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 情報スペクトラムがPN符号により拡散
されて送られてくるスペクトラム拡散信号を受信し、こ
の受信された拡散信号を送信側と同じPN符号を用いて
逆拡散し、情報スペクトラムを復調するスペクトラム拡
散復調装置において、逆拡散復調後の情報信号がPSK
復調器で復調できたことを示す同期信号とスペクトラム
拡散復調装置内の相関有無判定器出力信号とを入力し論
理和出力を符号同期制御回路に供給するORゲートを有
することを特徴とするスペクトラム拡散復調装置。
An information spectrum is spread by a PN code, and a received spread spectrum signal is received, and the received spread signal is despread using the same PN code as that on the transmission side to demodulate the information spectrum. In the spread spectrum demodulator, the information signal after the despread demodulation is PSK.
A spread spectrum demodulator having an OR gate for inputting a synchronization signal indicating that demodulation has been successfully performed and an output signal of a correlation existence / non-existence determiner in the spread spectrum demodulation apparatus and supplying a logical sum output to a code synchronization control circuit; Demodulator.
JP2081092A 1992-02-06 1992-02-06 Spread spectrum demodulator Expired - Fee Related JP2939677B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2081092A JP2939677B2 (en) 1992-02-06 1992-02-06 Spread spectrum demodulator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2081092A JP2939677B2 (en) 1992-02-06 1992-02-06 Spread spectrum demodulator

Publications (2)

Publication Number Publication Date
JPH05219017A JPH05219017A (en) 1993-08-27
JP2939677B2 true JP2939677B2 (en) 1999-08-25

Family

ID=12037398

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2081092A Expired - Fee Related JP2939677B2 (en) 1992-02-06 1992-02-06 Spread spectrum demodulator

Country Status (1)

Country Link
JP (1) JP2939677B2 (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5834857U (en) * 1981-09-02 1983-03-07 新名 源太郎 multi flange bobbin
JPS6090257U (en) * 1983-11-28 1985-06-20 ニツポー株式会社 Reel of tape for parts packaging

Also Published As

Publication number Publication date
JPH05219017A (en) 1993-08-27

Similar Documents

Publication Publication Date Title
US4538280A (en) Coherent spread spectrum pseudonoise tracking loop
JP2744644B2 (en) Delay locked loop circuit in spread spectrum receiver.
JPH07123232B2 (en) Synchronous tracking device for spread spectrum communication
US4017798A (en) Spread spectrum demodulator
JPH04233839A (en) Receiver for direct sequence diffusion spectrum communication system
US4559633A (en) Spread spectrum system
US4215239A (en) Apparatus for the acquisition of a carrier frequency and symbol timing lock
US4918707A (en) Spread spectrum demodulating device for spread spectrum communication system
JP2939677B2 (en) Spread spectrum demodulator
US5179574A (en) Spread PN code signal receiver
JPH08265384A (en) Demodulator
JPH09238093A (en) Spread spectrum receiver
JPH0337334B2 (en)
JP2745995B2 (en) Spread spectrum demodulator
JP2770995B2 (en) Receiver for spread spectrum communication
JPH07154296A (en) Spread spectrum communication system and spread spectrum receiver
JPS60224345A (en) Data transmission system
JP3183493B2 (en) Spread spectrum receiver
JP2800811B2 (en) Synchronous acquisition method
JPH0312497B2 (en)
JPH09130297A (en) Spread spectrum signal processing circuit and synchronizing method for spreading signal
JPH04172728A (en) Spread spectrum signal receiver
JPH06132930A (en) Synchronization acquiring method and device for spectrum diffusion communication
JPH0270138A (en) Synchronous circuit in reception device of frequency hopping modulation system
JPS63164539A (en) Spread spectrum power line carrier frequency communication system

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19990511

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees