JP2668393B2 - Dielectric filter - Google Patents
Dielectric filterInfo
- Publication number
- JP2668393B2 JP2668393B2 JP63137860A JP13786088A JP2668393B2 JP 2668393 B2 JP2668393 B2 JP 2668393B2 JP 63137860 A JP63137860 A JP 63137860A JP 13786088 A JP13786088 A JP 13786088A JP 2668393 B2 JP2668393 B2 JP 2668393B2
- Authority
- JP
- Japan
- Prior art keywords
- dielectric substrate
- resonance
- side edge
- parallel
- resonance line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000000758 substrate Substances 0.000 claims description 58
- 238000010030 laminating Methods 0.000 description 3
- 230000000881 depressing effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 230000005405 multipole Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 1
- 230000000994 depressogenic effect Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
Landscapes
- Control Of Motors That Do Not Use Commutators (AREA)
- Waveguides (AREA)
Description
【発明の詳細な説明】 <産業上の利用分野> 本発明は、小型電子回路等に使用される誘電体フィル
タに関する。Description: TECHNICAL FIELD The present invention relates to a dielectric filter used for a small electronic circuit or the like.
<従来技術及び発明が解決しようとする課題> 積層される二枚の誘電体基板の接触面に、複数の共振
線路を並成してなるストリップ線路パターンを配設した
誘電体フィルタは、小型で構造が簡単であるため、小型
電子回路に好適に使用されている。<Problems to be Solved by Prior Art and Invention> A dielectric filter having a strip line pattern formed by arranging a plurality of resonance lines in parallel on a contact surface of two laminated dielectric substrates is small in size. Because of its simple structure, it is suitably used for small electronic circuits.
この誘電体フィルタにおいて、その濾波特性を向上さ
せるために、共振線路の数を増加させ、4ポール、5ポ
ール等、多数の共振線路からなるフィルタが提供されて
いる。In this dielectric filter, in order to improve its filtering characteristics, the number of resonance lines is increased and a filter including a large number of resonance lines such as 4 poles and 5 poles is provided.
ところで、従来の構成にあっては、二枚の誘電体基板
dの接触面に多数の共振線路lを、入力端子部i,出力端
子部o間で所定間隔を置いて列設してなるものである。
この構成にあっては、第4図のように誘電体基板dの端
縁に形成したアース導電膜fから共振線路lを同一方向
へ並列状に突出させたコム型と、第5図のように共振線
路lを異なった方向から食い違い状に突出させたインタ
ーディジタル型があるが、いずれも、その配列方向に沿
って、実装面積が拡大することとなる。By the way, in the conventional configuration, a large number of resonant lines 1 are arranged in a row at a predetermined interval between the input terminal portion i and the output terminal portion o on the contact surface of the two dielectric substrates d. It is.
In this configuration, as shown in FIG. 4, a comb type in which the resonance line 1 is projected in parallel in the same direction from the ground conductive film f formed on the edge of the dielectric substrate d, and as shown in FIG. There is an interdigital type in which the resonance lines 1 are staggered from different directions, but in each case, the mounting area increases along the arrangement direction.
このため、プリント基板上への据え付け面積が大きく
なり、一体ブロックタイプフィルタとの、差異が無くな
り、プリント基板上の回路設計に制限を与えたり、また
は電子回路の小型化に支障を生ずる等の欠点があった。Therefore, the installation area on the printed circuit board becomes large, the difference from the integrated block type filter disappears, the circuit design on the printed circuit board is restricted, or the electronic circuit is downsized. was there.
本発明は、実装面積の増大を招くことなく、多数ポー
ルの誘電体フィルタを実現することを目的とするもので
ある。An object of the present invention is to realize a multi-pole dielectric filter without increasing the mounting area.
<課題を解決するための手段> 本発明は、積層される三枚の誘電体基板の、その上下
部の接触内面に、夫々複数の共振線路を並成してなるス
トリップ線路パターンを配設し、 下部誘電体基板の一方の側縁部に入力端子部と、出力
端子部とを露出状に形成し、該入力端子部を、前記下部
誘電体基板と中間誘電体基板との下部接触内面に並成さ
れた複数の共振線路のうち、下部誘電体基板の一方の側
縁部と近接する共振線路に接続し、該出力端子部を上部
誘電体基板と中間誘電体基板との上部接触内面に並成さ
れた複数の共振線路のうち、下部誘電体基板の一方の側
縁部と近接する共振線路に接続すると共に、 前記下部接触内面に並成された複数の共振線路のう
ち、下部誘電体基板の他方の側縁部と近接する共振線路
と、前記上部接触内面に並成された複数の共振線路のう
ち、上部誘電体基板の他方の側縁部と近接する共振線路
とを中間誘電体基板の他方の側縁部に形成した連繋接続
路で接続し、さらに上部誘電体基板と、下部誘電体基板
の各外面にはアース導電膜を形成したこと を特徴とする誘電体フィルタに関するものである。<Means for Solving the Problems> According to the present invention, a strip line pattern formed by arranging a plurality of resonance lines in parallel is arranged on the contact inner surfaces of the upper and lower portions of three laminated dielectric substrates. An input terminal portion and an output terminal portion are formed on one side edge portion of the lower dielectric substrate so as to be exposed, and the input terminal portion is formed on a lower contact inner surface between the lower dielectric substrate and the intermediate dielectric substrate. Of the plurality of resonance lines arranged in parallel, the output line is connected to a resonance line adjacent to one side edge of the lower dielectric substrate, and the output terminal portion is provided on the inner surface of the upper contact between the upper dielectric substrate and the intermediate dielectric substrate. Of the plurality of resonance lines arranged in parallel, the lower dielectric member is connected to the resonance line adjacent to one side edge portion of the lower dielectric substrate, and of the plurality of resonance lines arranged in parallel on the lower contact inner surface. A resonance line adjacent to the other side edge of the substrate; Among the plurality of resonance lines thus formed, the other side edge portion of the upper dielectric substrate and the adjacent resonance line are connected to each other by the connecting connection path formed on the other side edge portion of the intermediate dielectric substrate. The present invention relates to a dielectric filter, wherein a ground conductive film is formed on each outer surface of a substrate and a lower dielectric substrate.
<作用> 三枚の誘電体が重ね合わされることにより、下部接触
内面の共振線路群と、上部接触内面の共振線路群とが、
連繋接続路により接続され、前記下部誘電体に露出形成
された入力端子部と、出力端子部間に、各共振線路群が
直列接続されることとなる。<Operation> The three dielectrics are superimposed to form a resonance line group on the lower contact inner surface and a resonance line group on the upper contact inner surface,
Each of the resonance line groups is connected in series between the input terminal portion and the output terminal portion, which are connected by the connecting connection path and are exposed to the lower dielectric.
この場合に、例えば下部接触内面に二本の共振線路を
形成し、上部接触内面に二本の共振線路を形成すること
により、4ポール型のフィルタが成立する等、種々の多
数ポールフィルタが実現されうる。In this case, for example, by forming two resonance lines on the inner surface of the lower contact and forming two resonance lines on the inner surface of the upper contact, a four-pole type filter is realized, and various multi-pole filters are realized. Can be done.
<実施例> 本発明の一実施例を添付図面について説明する。<Example> An example of the present invention will be described with reference to the accompanying drawings.
第1〜3図は、誘電体基板1,2,3の積層により構成さ
れる4ポール型フィルタを示す。FIGS. 1 to 3 show a four-pole filter formed by laminating dielectric substrates 1, 2, and 3. FIG.
すなわち、二枚の下部誘電体基板1と、中間誘電体基
板2とが重ね合わされる下部接触内面Aの各対向面に
は、共振線路4a,共振線路4bとが並成してなるストリッ
プ線路パターン5が、夫々鏡像関係となるように形成さ
れている。また、このストリップ線路パターン5の前後
の両端縁にはアース導電膜6a,6aが形成され、前記共振
線路4a,4bの延成基端を一側のアース導電膜6aに夫々接
続し、その開放端と、他側のアース導電膜6a間に絶縁間
隔を形成している。この共振線路4a,4bは、その長さを1
/4波長に設定される。尚、共振線路4aと、共振線路4bと
を異なった側のアース導電膜6aから並列状に延成しても
良い。That is, a strip line pattern in which a resonance line 4a and a resonance line 4b are arranged in parallel on each of the opposing surfaces of the lower contact inner surface A on which the two lower dielectric substrates 1 and the intermediate dielectric substrate 2 are superposed. 5 are formed so as to have a mirror image relationship. Ground conductive films 6a, 6a are formed on both front and rear edges of the strip line pattern 5, respectively. An insulating space is formed between the end and the ground conductive film 6a on the other side. The length of the resonance lines 4a and 4b is 1
Set to / 4 wavelength. The resonance line 4a and the resonance line 4b may be extended in parallel from the ground conductive film 6a on different sides.
積層される中間誘電体基板2と上部誘電体基板3とが
重ね合わされる上部接触内面Bの各対向面には、共振線
路14a,共振線路14bを並成してなる鏡像関係のストリッ
プ線路パターン15が夫々形成されている。また、このス
トリップ線路パターン15の前後の両端縁にもアース導電
膜16a,16aが形成され、共振線路14aの延成基端を一側の
アース導電膜16aに、共振線路14bの延成基端を他側のア
ース導電膜16aに接続させ、その開放端と、他側のアー
ス導電膜16a間に絶縁間隔を形成している。また共振線
路14a,14bは、その長さを1/4波長に設定される。尚、共
振線路14a,14bを同一側のアース導電膜16aから延成させ
ても良い。A mirror image-related strip line pattern 15 formed by arranging a resonance line 14a and a resonance line 14b on opposite surfaces of an upper contact inner surface B on which the laminated intermediate dielectric substrate 2 and upper dielectric substrate 3 are superposed. Are formed respectively. Further, ground conductive films 16a, 16a are also formed on both front and rear edges of the strip line pattern 15, and the extension base end of the resonance line 14a is formed on one side of the ground conductive film 16a and the extension base end of the resonance line 14b is formed. Is connected to the ground conductive film 16a on the other side, and an insulating space is formed between the open end thereof and the ground conductive film 16a on the other side. The length of each of the resonance lines 14a and 14b is set to 1/4 wavelength. Note that the resonance lines 14a and 14b may be extended from the ground conductive film 16a on the same side.
前記下部誘電体基板1の下面(外面)には、アース導
電膜6aと連続して、アース導電膜6bが形成され、上部誘
電体基板1の上面(外面)には、アース導電膜16aと連
続して、アース導電体16bが形成される。A ground conductive film 6b is formed continuously on the lower surface (outer surface) of the lower dielectric substrate 1 and a ground conductive film 16a is formed on the upper surface (outer surface) of the upper dielectric substrate 1. Thus, the ground conductor 16b is formed.
さらに、誘電体基板1の下面の、一側縁部にはアース
導電膜6bを区画して、プリント基板の所要導電路と接続
する入力端子部7aが形成される。この入力端子部7aは、
導電路7bを介して、誘電体基板1,2の一端側の接続端7c,
7dに接続し、下部誘電体基板1と中間誘電体基板2との
積層状態で、その下部接触内面Aに並成された共振線
路、ここでは下部誘電体基板1の一側部と近接する共振
線路4aと接続する。前記導電路7bは、誘電体基板1の側
面を半円弧状に陥没させ、その陥没面に導電膜を塗着し
て形成される。Further, on one side edge of the lower surface of the dielectric substrate 1, an input terminal portion 7a is formed which partitions a ground conductive film 6b and connects to a required conductive path of the printed circuit board. This input terminal section 7a
Via a conductive path 7b, a connection end 7c on one end side of the dielectric substrates 1 and 2,
Resonance line connected to 7d and formed in parallel with the lower contact inner surface A of the lower dielectric substrate 1 and the intermediate dielectric substrate 2 in a laminated state, in this case, a resonance line close to one side of the lower dielectric substrate 1. Connect to line 4a. The conductive path 7b is formed by depressing the side surface of the dielectric substrate 1 in a semicircular arc shape, and applying a conductive film to the depressed surface.
また上述のアース導電膜6bの一側縁部には、入力端子
部7aと隣接して、出力端子部8aが独立状に形成される。
この出力端子部8aは、誘電体基板1と側面を半円弧状に
陥没させて形成した導電路8bを介して、誘電体基板1,2
の一端側に形成した接続端8c,8dと接続する。An output terminal 8a is formed independently on one side edge of the ground conductive film 6b adjacent to the input terminal 7a.
The output terminal portion 8a is connected to the dielectric substrate 1 and a conductive substrate 8 via a conductive path 8b formed by depressing the side surface into a semicircular arc.
Are connected to connection ends 8c and 8d formed on one end side.
さらに該接続端8dは、中間誘電体基板2の側面を陥没
させて形成した導電路8e及び該中間誘電体基板2の上面
端部位置の接続端8fを介して上部接触内面Bに並成され
た共振線路、ここでは上部誘電体基板3の一側部と近接
する共振線路14aと接続する。Further, the connecting end 8d is formed in parallel with the upper contact inner surface B via the conductive path 8e formed by recessing the side surface of the intermediate dielectric substrate 2 and the connecting end 8f at the upper end position of the intermediate dielectric substrate 2. In this case, the resonance line is connected to the resonance line 14a adjacent to one side of the upper dielectric substrate 3.
尚、入力端子部7a、出力端子部8aは、誘電体基板1の
側面に形成する等、外部との接続を可能とするように、
露出されていれば良い。The input terminal portion 7a and the output terminal portion 8a are formed on the side surface of the dielectric substrate 1 so as to enable connection with the outside.
It just needs to be exposed.
さらに、下部接触内面Aの、下部誘電体基板1の他側
部と近接する共振線路4bは、中間誘電体基板2の下面の
端縁に形成しした中間連繋端部9aと接続し、中間誘電体
基板2の側面を陥没させて形成した導電路9b及び誘電体
基板2の上面端部位置に形成した中間連繋端部9cを介し
て、上部接触内面Bの、上部誘電体基板3の他側部と近
接する共振線路14bと接続する。すなわち、この連繋端
部9a,導電路9b,連繋端部9cにより、連繋接続路9を構成
し、ストリップ線路パターン5とストリップ線路パター
ン15とが直列状に接続する。そして、入力端子部7aと、
出力端子部8a間で、共振線路4a,4b,14b,14aが直列状に
配列され、4ポール構造が達成されることとなる。Further, the resonance line 4b on the inner surface A of the lower contact, which is close to the other side of the lower dielectric substrate 1, is connected to the intermediate connecting end 9a formed at the edge of the lower surface of the intermediate dielectric substrate 2 to form the intermediate dielectric. The other side of the upper dielectric substrate 3 on the inner surface B of the upper contact via the conductive path 9b formed by recessing the side surface of the body substrate 2 and the intermediate connecting end portion 9c formed at the end portion of the upper surface of the dielectric substrate 2. Connected to the resonance line 14b close to the unit. That is, the connection end 9a, the conductive path 9b, and the connection end 9c constitute the connection connection path 9, and the strip line pattern 5 and the strip line pattern 15 are connected in series. And the input terminal section 7a,
The resonance lines 4a, 4b, 14b, 14a are arranged in series between the output terminal portions 8a, and a four-pole structure is achieved.
尚、この様に同一方向から共振線路4a,4bを突出させ
た(コム型)2ポール構造の下部接触内面Aと、異なっ
た方向から共振線路14a,14bを突出させた(インターデ
ィジタル型)2っール構造の上部接触内面Bとの組み合
わせにあっては、前記した様に、共振線路14a,14bの長
さに対して所定の位置から電気的に延出した出力端子部
8aの位置は、前記共振線路14aと、共振線路4aとの延出
方向が反対となるから、必然的に入力端子部7aの位置を
避けることができ、下部誘電体基板1の下面で、入力端
子部7aと、出力端子部8aとを併置することが可能とな
る。In addition, the lower contact inner surface A of the two-pole structure in which the resonance lines 4a and 4b are projected from the same direction (comb type) and the resonance lines 14a and 14b are projected from different directions (interdigital type) 2 In the combination with the upper contact inner surface B of the roll structure, as described above, the output terminal portion electrically extended from a predetermined position with respect to the length of the resonance lines 14a and 14b.
Since the extension direction of the resonance line 14a and that of the resonance line 4a are opposite to each other, the position of the input terminal portion 7a can be necessarily avoided at the position of 8a, and the input on the lower surface of the lower dielectric substrate 1 can be avoided. The terminal section 7a and the output terminal section 8a can be arranged side by side.
そして、前記各誘電体基板1,2,3の積層によって、下
部接触内面Aの共振線路群と、上部接触内面Bの共振線
路群とが連繋接続路9を介して直列状に接続される。そ
して各共振線路は前記入力端子部7aと出力端子部8aを介
して、プリント基板上の所要導電路の入出力端と接続
し、濾波回路を構成することとなる。Then, by laminating the respective dielectric substrates 1, 2, and 3, the resonance line group on the lower contact inner surface A and the resonance line group on the upper contact inner surface B are connected in series via the connecting connection path 9. Each resonance line is connected to an input / output terminal of a required conductive path on the printed circuit board via the input terminal section 7a and the output terminal section 8a to form a filtering circuit.
前記接触内面A,Bは、所望数の共振線路を配設するこ
とができ、これにより、5ポール、6ポール等の多数の
ポールのフィルタを構成することが可能となる。The contact inner surfaces A and B can be provided with a desired number of resonance lines, thereby making it possible to form a filter having a large number of poles such as five poles and six poles.
<発明の効果> 本発明は、上述のように、3枚の誘電体基板をを積層
することにより、その和のポール数のフィルタを形成で
きるものであり、このため、実装面積を拡大することな
く多数ポールのフィルタを構成することができ、基板上
での回路設計の容易化及び電子回路の小型化を達成でき
る等の優れた効果がある。<Effect of the Invention> According to the present invention, as described above, a filter having the total number of poles can be formed by laminating three dielectric substrates, thereby increasing the mounting area. It is possible to form a filter having many poles without the need, and there are excellent effects such as simplification of circuit design on a substrate and miniaturization of an electronic circuit.
添付図面は本発明の実施例を示し、第1図は4ポール構
造の誘電フィルタを上方から見た分離斜視図、第2図は
同下方から見た分離斜視図、第3図は積層状態の斜視図
である。また第4,5図は従来構成の斜視図である。 1,2,3;誘電体基板、4a,4b;共振線路、5;ストリップ線路
パターン、6a,6b;アース導電膜、7a;入力端子部、8a;出
力端子部、9;連繋接続路、14a,14b;共振線路、15;スト
リップ線路パターン、16a,16b;アース導電膜、A;下部接
触内面、B;上部接触内面The accompanying drawings show an embodiment of the present invention. Fig. 1 is a perspective view of a 4-pole dielectric filter as seen from above, Fig. 2 is a perspective view as seen from below, and Fig. 3 is a laminated state. It is a perspective view. 4 and 5 are perspective views of a conventional configuration. 1,2,3; Dielectric substrate, 4a, 4b; Resonance line, 5; Strip line pattern, 6a, 6b; Ground conductive film, 7a; Input terminal part, 8a; Output terminal part, 9; Connection connection path, 14a , 14b; resonance line, 15; strip line pattern, 16a, 16b; ground conductive film, A; lower contact inner surface, B; upper contact inner surface
Claims (1)
部の接触内面に、夫々複数の共振線路を並成してなるス
トリップ線路パターンを配設し、 下部誘電体基板の一方の側縁部に入力端子部と、出力端
子部とを露出状に形成し、該入力端子部を、前記下部誘
電体基板と中間誘電体基板との下部接触内面に並成され
た複数の共振線路のうち、下部誘電体基板の一方の側縁
部と近接する共振線路に接続し、該出力端子部を上部誘
電体基板と中間誘電体基板との上部接触内面に並成され
た複数の共振線路のうち、下部誘電体基板の一方の側縁
部と近接する共振線路に接続すると共に、 前記下部接触内面に並成された複数の共振線路のうち、
下部誘電体基板の他方の側縁部と近接する共振線路と、
前記上部接触内面に並成された複数の共振線路のうち、
上部誘電体基板の他方の側縁部と近接する共振線路とを
中間誘電体基板の他方の側縁部に形成した連繋接続路で
接続し、さらに上部誘電体基板と、下部誘電体基板の各
外面にはアース導電膜を形成したこと を特徴とする誘電体フィルタ。1. A strip line pattern formed by arranging a plurality of resonance lines in parallel is provided on the contact inner surfaces of the upper and lower portions of three laminated dielectric substrates, and one of the lower dielectric substrates is provided. A plurality of resonance lines in which an input terminal portion and an output terminal portion are formed to be exposed at a side edge portion, and the input terminal portion is arranged in parallel on a lower contact inner surface of the lower dielectric substrate and the intermediate dielectric substrate. Of the plurality of resonance lines connected to a resonance line adjacent to one side edge of the lower dielectric substrate and having the output terminal portions arranged in parallel on the inner surface of the upper contact between the upper dielectric substrate and the intermediate dielectric substrate. Of the plurality of resonance lines connected to the resonance line adjacent to one side edge of the lower dielectric substrate and adjacent to the lower contact inner surface,
A resonance line adjacent to the other side edge of the lower dielectric substrate;
Of the plurality of resonance lines parallel to the upper contact inner surface,
The other side edge portion of the upper dielectric substrate and the adjacent resonance line are connected by the connecting connection path formed on the other side edge portion of the intermediate dielectric substrate, and the upper dielectric substrate and the lower dielectric substrate are connected. A dielectric filter comprising a ground conductive film formed on an outer surface.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63137860A JP2668393B2 (en) | 1988-06-03 | 1988-06-03 | Dielectric filter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63137860A JP2668393B2 (en) | 1988-06-03 | 1988-06-03 | Dielectric filter |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH01305702A JPH01305702A (en) | 1989-12-11 |
JP2668393B2 true JP2668393B2 (en) | 1997-10-27 |
Family
ID=15208451
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63137860A Expired - Fee Related JP2668393B2 (en) | 1988-06-03 | 1988-06-03 | Dielectric filter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2668393B2 (en) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2529939Y2 (en) * | 1990-01-08 | 1997-03-26 | 日本特殊陶業株式会社 | Dielectric filter |
JPH0392803U (en) * | 1990-01-08 | 1991-09-20 | ||
JPH0392804U (en) * | 1990-01-08 | 1991-09-20 | ||
JP2906828B2 (en) * | 1992-05-25 | 1999-06-21 | 松下電器産業株式会社 | Surface mount type dielectric filter |
JP2803500B2 (en) * | 1992-12-02 | 1998-09-24 | 松下電器産業株式会社 | Coaxial dielectric resonator |
JP2803541B2 (en) * | 1993-12-20 | 1998-09-24 | 松下電器産業株式会社 | Coaxial dielectric resonator |
US5710105A (en) * | 1995-05-11 | 1998-01-20 | E. I. Du Pont De Nemours And Company | TM0i0 mode high power high temperature superconducting filters |
JP2861975B2 (en) * | 1996-11-01 | 1999-02-24 | 株式会社移動体通信先端技術研究所 | Flat filter element |
JP4818207B2 (en) * | 2006-10-10 | 2011-11-16 | 京セラ株式会社 | BANDPASS FILTER, HIGH FREQUENCY MODULE USING THE SAME, AND RADIO COMMUNICATION DEVICE USING THE SAME |
JP4610585B2 (en) * | 2006-10-13 | 2011-01-12 | 京セラ株式会社 | BANDPASS FILTER, HIGH FREQUENCY MODULE USING THE SAME, AND RADIO COMMUNICATION DEVICE USING THE SAME |
JP4610584B2 (en) * | 2007-06-26 | 2011-01-12 | 京セラ株式会社 | BANDPASS FILTER, RADIO COMMUNICATION MODULE AND RADIO COMMUNICATION DEVICE USING THE SAME |
JP4610587B2 (en) * | 2007-07-27 | 2011-01-12 | 京セラ株式会社 | BANDPASS FILTER, RADIO COMMUNICATION MODULE AND RADIO COMMUNICATION DEVICE USING THE SAME |
JP4895982B2 (en) * | 2007-10-01 | 2012-03-14 | 京セラ株式会社 | Filter device |
WO2009078281A1 (en) * | 2007-12-17 | 2009-06-25 | Murata Manufacturing Co., Ltd. | Strip-line filter, and method for manufacturing the same |
JP5163654B2 (en) * | 2007-12-19 | 2013-03-13 | 株式会社村田製作所 | Stripline filter and manufacturing method thereof |
CN101842935A (en) * | 2008-07-11 | 2010-09-22 | 株式会社村田制作所 | Stripline filter |
-
1988
- 1988-06-03 JP JP63137860A patent/JP2668393B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPH01305702A (en) | 1989-12-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2668393B2 (en) | Dielectric filter | |
US5602517A (en) | Laminate type LC composite device having coils with opposing directions and adjacent leads | |
JPS6313503A (en) | Microwave filter device | |
JPH0481889B2 (en) | ||
JPH01297901A (en) | Dielectric filter | |
US5196813A (en) | Dielectric filter having a single multilayer substrate | |
JPH06275463A (en) | Multilayer feed-through capacitor array | |
JP3075003B2 (en) | Stacked noise filter | |
US6359532B1 (en) | Energy trapping type piezoelectric filter with a shielding conductive member on a bottom insulating base plate upper surface | |
JP3102358B2 (en) | Trimming capacitor and trimming method | |
JP2607853Y2 (en) | LC composite parts array | |
JP3134640B2 (en) | Multilayer electronic components with built-in capacitance | |
JPH0812963B2 (en) | Dielectric filter | |
JP2982558B2 (en) | Multilayer feedthrough capacitors | |
JP2936443B2 (en) | Dielectric filter | |
JPH01307301A (en) | Dielectric filter | |
JP3509820B2 (en) | Stripline type filter | |
JPH0491415A (en) | Laminated capacitor | |
JP2000022480A (en) | Laminated filter | |
JPH04134811A (en) | Multilayer chip capacitor | |
JPH11214251A (en) | Multilayer capacitor array | |
JP2982561B2 (en) | Chip-through capacitors | |
JPH1167507A (en) | Chip type cr composite array | |
JPH1051203A (en) | Strip line filter | |
JP3164246B2 (en) | Dielectric filter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |