JP2551206B2 - Control method of reactive power compensator - Google Patents
Control method of reactive power compensatorInfo
- Publication number
- JP2551206B2 JP2551206B2 JP2177898A JP17789890A JP2551206B2 JP 2551206 B2 JP2551206 B2 JP 2551206B2 JP 2177898 A JP2177898 A JP 2177898A JP 17789890 A JP17789890 A JP 17789890A JP 2551206 B2 JP2551206 B2 JP 2551206B2
- Authority
- JP
- Japan
- Prior art keywords
- current
- control angle
- signal
- circuit
- thyristor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Supply And Distribution Of Alternating Current (AREA)
- Control Of Electrical Variables (AREA)
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、アーク炉等の電圧フリッカを抑制する目的
で設置される無効電力補償装置の制御方法に関するもの
である。Description: TECHNICAL FIELD The present invention relates to a control method for a reactive power compensator installed for the purpose of suppressing voltage flicker in an arc furnace or the like.
アーク炉等のフリッカ補償用無効電力補償装置では、
急速なフリッカ現象に対応し、開ループによる高速制御
が不可欠である。In the flicker compensation reactive power compensator such as an arc furnace,
Corresponding to the rapid flicker phenomenon, high-speed control by open loop is essential.
第2図に従来のこの種無効電力補償装置を示す。 FIG. 2 shows a conventional reactive power compensator of this type.
電源インピーダンスを有する系統電源0に母線1が接
続され、この母線1に変動負荷4による電圧変動抑制の
ため、リアクトル141と逆並列接続サイリスタ142の直列
接続になるサイリタによるリアクトルスイッチング回路
(以下TCR部という)と遮断器143を介してフィルタ144
が接続され、前記TCR部とフィルタでTCR主回路14が構成
される。A bus line 1 is connected to a system power source 0 having a power source impedance, and a reactor switching circuit (hereinafter TCR unit) by a thyristor in which a reactor 141 and an antiparallel connection thyristor 142 are connected in series is connected to the bus line 1 in order to suppress voltage fluctuations due to a variable load 4. Said) and circuit breaker 143 through filter 144
Are connected, and the TCR main circuit 14 is configured by the TCR section and the filter.
変流器3によって高調波を含む負荷電流が取り出さ
れ、取り出された負荷電流信号はバンドパスフィルタ8
に入る。一方、母線1より変成器2を介して母線電圧信
号が取り出され、同信号は90゜遅れ移相回路(電圧ツー
ロン回路)7に入力し、加算器9で減算が行われ、その
出力信号は、整流回路10に入り、更に係数器11を通り、
コンパレーター12に出力する。A load current including harmonics is taken out by the current transformer 3, and the taken load current signal is a bandpass filter 8
to go into. On the other hand, a bus voltage signal is taken out from the bus 1 through the transformer 2, the signal is input to the 90 ° delayed phase shift circuit (voltage toulon circuit) 7, and subtraction is performed by the adder 9, and the output signal is , Enters the rectifying circuit 10, and further passes through the coefficient unit 11,
Output to the comparator 12.
また、変成器2よりの母線電圧信号が整流回路5を経
て平均化回路6に入力し、該平均化回路6よりの出力信
号と前記係数器11よりの出力信号は、補正回路(不感帯
形成の回路)20よりの電圧信号とともにコンパレーター
12に入力する。Further, the bus voltage signal from the transformer 2 is input to the averaging circuit 6 via the rectifying circuit 5, and the output signal from the averaging circuit 6 and the output signal from the coefficient unit 11 are corrected by a correction circuit (dead zone formation). Circuit) Comparator with voltage signal from 20
Enter 12
同期電源Vlに対する90゜遅れ位相回路7、バンドパス
フィルタ8、平均化回路6、及び係数器11よりの出力信
号は第4図の波形図に示す。The output signals from the 90 ° delay phase circuit 7, the bandpass filter 8, the averaging circuit 6 and the coefficient unit 11 for the synchronous power source Vl are shown in the waveform diagram of FIG.
ここで、バンドパスフィルタ8は周波数50Hz、60Hzの
基本波に通すべき周波数バンドを制限する。Here, the bandpass filter 8 limits the frequency band to be passed through the fundamental waves having frequencies of 50 Hz and 60 Hz.
通常TCR部の通電電流は負荷無効電流変動分と合わせ
て母線1に一定の無効電流を発生するようにして変動を
制御する。すなわち、負荷の無効電流が増大したとき、
TCR部の通電電流を減少させ、母線の電圧の変動を打消
すように動作する。Usually, the fluctuation of the energizing current of the TCR unit is controlled by generating a constant reactive current on the bus 1 together with the fluctuation of the load reactive current. That is, when the reactive current of the load increases,
It operates so as to reduce the energizing current of the TCR part and cancel the fluctuation of the bus voltage.
負荷電流信号が増大すれば、バンドパスフィルタより
の負荷電流信号は大きくなり、同時に90゜遅れ移相回路
7よりの電圧信号は下るので、加算器9、整流回路10を
通り係数器11よりの電圧信号は負荷電流の増加前より低
いレベルとなる。これに対して、電圧の平均化回路6よ
りの電圧信号と補正回路20よりの補正信号により電圧平
均化回路6よりのレベルを調整してコンパレーター12で
この調整した電圧信号と、係数器11よりの出力信号との
一致点で制御パルス13を発生するようにすれば、前パル
ス点弧位相制御角βよりも後のパルス点弧位相制御角β
は遅れた方向において生じ、従ってTCR部の通電電流を
減少させ、母線電圧は上昇に移り、負荷による電圧変動
が抑制できる。If the load current signal increases, the load current signal from the bandpass filter increases, and at the same time, the voltage signal from the 90 ° delayed phase shift circuit 7 decreases, so that the load current signal from the coefficient unit 11 passes through the adder 9 and the rectifier circuit 10. The voltage signal will be at a lower level than before the load current increased. On the other hand, the level from the voltage averaging circuit 6 is adjusted by the voltage signal from the voltage averaging circuit 6 and the correction signal from the correcting circuit 20, and the adjusted voltage signal is adjusted by the comparator 12 and the coefficient unit 11 If the control pulse 13 is generated at the coincidence point with the output signal of, the pulse firing phase control angle β after the previous pulse firing phase control angle β
Occurs in the delayed direction, so that the current flowing through the TCR section is reduced, the bus voltage shifts to an increase, and voltage fluctuation due to load can be suppressed.
ところで、上記のような制御方式では、もともとサイ
リスタ点弧位相制御角とリアクトル電流の間はその特性
上直線性はなく、点弧位相角上限(β≒30゜)〜下限
(β≒80゜)以内では、上記点弧位相にわずかな差があ
っても通電電流は大きく変動するから、精密に制御を行
うことは困難である。これは開ループ制御の特長であ
る。By the way, in the control method as described above, there is originally no linearity between the thyristor firing phase control angle and the reactor current due to its characteristics, and the firing phase angle upper limit (β ≈ 30 °) to lower limit (β ≈ 80 °). Within the range, even if there is a slight difference in the ignition phase, the energizing current fluctuates greatly, so it is difficult to perform precise control. This is a feature of open loop control.
本発明は上記の問題を解決するもので、力率改善した
負荷電流を制御信号として開ループ制御にて高速にTCR
部を制御し、従来の高調波電流等の悪影響を受けること
なくその制御の向上をはかるものである。The present invention solves the above-mentioned problem, and uses a load current with power factor correction as a control signal for high-speed TCR by open loop control.
By controlling the parts, the control can be improved without being adversely affected by the conventional harmonic current and the like.
以下第1図に示す実施例により本発明を説明する。第
2図と同一部分は同一符号で示す。負荷4の回路に結合
された変流器3より負荷電流信号が取り出される。この
信号は高調波を含む信号である。この負荷電流信号を力
率補正回路16に入力して基本波電流に変換する。Hereinafter, the present invention will be described with reference to the embodiment shown in FIG. 2 are indicated by the same reference numerals. The load current signal is taken out from the current transformer 3 connected to the circuit of the load 4. This signal is a signal containing harmonics. This load current signal is input to the power factor correction circuit 16 and converted into a fundamental wave current.
力率補正回路とは力率改善用ICからなるもので、周期
電源の正弦波ライン電圧と脈流の瞬時値の差を検出して
結果としてライン電流を同期電源と90゜遅れの基本波電
流に修正できるIC回路である。The power factor correction circuit consists of a power factor correction IC that detects the difference between the sinusoidal line voltage of the periodic power source and the instantaneous value of the pulsating current, and as a result, the line current It is an IC circuit that can be modified to.
この力率補正回路16を通すことによって負荷電流は力
率cosφ≒1の基本波の電流信号に変換される。By passing through the power factor correction circuit 16, the load current is converted into a fundamental wave current signal having a power factor cosφ≈1.
前記力率補正回路16を出た基本波遅れ無効電流信号は
2乗器17に入力し、変換された が演算される。ここで、(iL)2=i2 L+i2 Lcos2ωtが
出力するが、この出力をフィルタ17′、例えばツインT
回路(2ωt除去回路)に通すと、i2 Lが得られる。こ
のi2 Lを開平器18にて開平して加算器21において、基準
電圧信号20′より減算される。この基準電圧信号20′は
負荷電流が零のときTCR部が点弧位相制御角β=0で最
大の許容電流1PUを流すことを基準として設置されたも
のである。つまり、負荷電流iLが零のとき、TCR部に遅
れ電流を流し、負荷電流iLが最大無効電流を流したと
き、TCR部はほぼβ=90゜でその通電動作を停止する値
のものである。The fundamental wave delay reactive current signal output from the power factor correction circuit 16 is input to the squarer 17 and converted. Is calculated. Here, (i L ) 2 = i 2 L + i 2 L cos2ωt is output, and this output is supplied to the filter 17 ′, for example, twin T
Passing through the circuit (2ωt removal circuit), i 2 L is obtained. This i 2 L is square rooted in the square root opener 18 and subtracted from the reference voltage signal 20 ′ in the adder 21. This reference voltage signal 20 'is set on the basis that the TCR section supplies the maximum allowable current 1 PU at the firing phase control angle β = 0 when the load current is zero. That is, when the load current i L is zero, a delayed current is passed through the TCR section, and when the load current i L is the maximum reactive current, the TCR section has a value that stops its energizing operation at approximately β = 90 °. Is.
第5図はサイリスタ点弧位相制御角βとリアクトル電
流と関係を示す特性図の一例である。図示のようにサイ
リスタ点弧位相制御角βとリアクトル電流とは直線的な
比例関係にはない。図はサイリスタ点弧位相制御角βに
対してその結果リアクトルを流れる電流の大きさを示し
ている。FIG. 5 is an example of a characteristic diagram showing the relationship between the thyristor firing phase control angle β and the reactor current. As shown, the thyristor firing phase control angle β and the reactor current are not in a linear proportional relationship. The figure shows the magnitude of the resulting current through the reactor with respect to the thyristor firing phase control angle β.
前記加算器21における減算によつて、その出力信号は
TCR部制御により発生させる補償すべき遅れ無効電流の
大きさに対応する信号である。この信号が入力する19は
第5図の波形のように予め実機により求めたリアクトル
電流対サイリスタ点弧位相制御角βの特性を記憶させた
非線形補正回路であり、前記減算した補償電流相当の信
号をこの非線形補正回路を通すことによつてサイリスタ
点弧位相制御角を示す信号が出力する。Due to the subtraction in the adder 21, the output signal is
It is a signal corresponding to the magnitude of the delayed reactive current to be compensated generated by the TCR unit control. The signal input 19 is a non-linear correction circuit that stores the characteristics of the reactor current vs. thyristor firing phase control angle β obtained in advance by an actual machine as shown in the waveform of FIG. 5, and the signal corresponding to the subtracted compensation current. Is passed through this non-linear correction circuit to output a signal indicating the thyristor firing phase control angle.
これに対して第3図に示すように電源同期回路15から
のこぎり波が出力されるが、こののこぎり波は正弦波半
波のα=90゜〜180゜、α=270゜〜360゜にあり、0は
前記βが零の位置を示し、h′はβが90゜の位置を示し
ている。のこぎり波は点弧位相制御角βが零で立ち上が
り、前記βが90゜で、波高hh′を前記許容電流1PUに相
当するようにし、また前記波高hh′とβの0〜90゜の幅
0h′を等しくすれば、前記非線形補正回路19よりの出力
による点弧位相制御角相当の出力信号と前記のこぎり波
がコンパレーター12に入力し、両者のレベルが一致した
点で、TCR部に所要の遅れの無効電流を発生させるよう
に、点弧位相制御角βを示す信号X1,X2,X3・・が順次発
生し、これを制御パルス発生回路13において増幅し、サ
イリスタの点弧極に付与すれば、所定の補償電流をTCR
部に流し、電源インピーダンス流れる遅れの無効電流を
一定にし、負荷変動に対して精度の高い変動抑制制御を
行うことができる。On the other hand, a sawtooth wave is output from the power supply synchronizing circuit 15 as shown in FIG. 3, but this sawtooth wave is present at α = 90 ° to 180 ° and α = 270 ° to 360 ° of the half-sine wave. , 0 indicates the position where β is zero, and h ′ indicates the position where β is 90 °. The sawtooth wave rises when the ignition phase control angle β is zero, the β is 90 °, and the wave height hh 'is made to correspond to the allowable current 1PU, and the wave heights hh' and β have a width of 0 to 90 °.
If 0h 'is made equal, the output signal corresponding to the ignition phase control angle by the output from the non-linear correction circuit 19 and the sawtooth wave are input to the comparator 12, and the level required by the TCR section is the same. The signals X 1 , X 2 , X 3 ... Indicating the ignition phase control angle β are sequentially generated so as to generate a reactive current with a delay of, and the signals are amplified in the control pulse generating circuit 13 and the thyristor is ignited. If it is applied to the pole, a predetermined compensation current will be applied to the TCR.
It is possible to perform a highly accurate fluctuation suppression control with respect to load fluctuations by making the reactive current of the delay that flows in the power supply impedance constant by making it constant.
[発明の効果] 本発明においては力率改善用ICからなる補正回路を用
いて歪んだ負荷電流を基本波電流に変換でき、この後に
サイリスタ点弧位相制御角βによるリアクトル通電特性
に合わせた非線形補正回路を介しすることにより高周波
電流等の悪影響を受けることなく、更にのこぎり波を用
いてサイリスタ点弧位相制御角を求めているので極めて
精度が高く、かつ高速に電圧変動抑制御ができる。[Effects of the Invention] In the present invention, a distorted load current can be converted into a fundamental wave current by using a correction circuit composed of a power factor correction IC, and thereafter, a non-linear characteristic matched to the reactor conduction characteristic by the thyristor firing phase control angle β is obtained. Since the thyristor firing phase control angle is obtained using a sawtooth wave without being adversely affected by a high frequency current or the like through the correction circuit, the voltage fluctuation suppression control can be performed with high accuracy and at high speed.
第1図は本発明の実施例をブロック図で示す。 第2図は従来のフリッカ対策用無効電力補償装置の一例
をブロック図で示す。 第3図は第1図実施例の各部動作波形図を示す。 第4図は第2図の従来装置による各部動作波形図を示
す。 第5図はTCR部のサイリスタ点弧位相制御角と通電電流
の関係を示す。 5、10……整流回路、6……電圧平均化回路、7……電
圧90゜遅れ位相回路、8……バンドパスフィルタ、9…
…加算器、11……係数器、12……コンパレーター、13…
…制御パルス発生器、14……TCR主回路、15……電源同
期回路、16……力率補正回路、17……2乗器、17′……
フィルタ、18……開平器、19……リアクトル電流対サイ
リスタ点弧位相制御角の非線形補正回路FIG. 1 is a block diagram showing an embodiment of the present invention. FIG. 2 is a block diagram showing an example of a conventional flicker countermeasure reactive power compensator. FIG. 3 shows an operation waveform chart of each part of the embodiment shown in FIG. FIG. 4 shows an operation waveform diagram of each part by the conventional apparatus of FIG. FIG. 5 shows the relationship between the thyristor firing phase control angle of the TCR section and the energizing current. 5, 10 ... Rectifier circuit, 6 ... Voltage averaging circuit, 7 ... Voltage 90 ° delay phase circuit, 8 ... Bandpass filter, 9 ...
… Adder, 11 …… Coefficient unit, 12 …… Comparator, 13…
… Control pulse generator, 14 …… TCR main circuit, 15 …… Power supply synchronization circuit, 16 …… Power factor correction circuit, 17 …… Square multiplier, 17 ′ ……
Filter, 18 ... Square rooter, 19 ... Non-linear correction circuit of reactor current vs. thyristor firing phase control angle
Claims (1)
た開ループ無効電力補償装置において、負荷電流を力率
補正回路を通して瞬時に力率cosφ≒1の基本波遅れ無
効電流に変換し、前記遅れ無効電流を2乗器、フィル
タ、開平回路を通して前記負荷電流対応の直流信号に変
換し、該直流信号をサイリスタによるリアクトルスイッ
チング回路の許容電流を基準とする基準電圧信号より差
し引き、該差し引かれた補償電流相当の信号をリアクト
ル電流対サイリスタ点弧位相制御角の非線形補正回路に
入力して、サイリスタ点弧位相制御角相当の出力信号と
して取り出し、該出力信号と電源位相に同期し、点弧位
相制御角βが零で立上り、前記βが90゜で、波高が前記
許容電流に等しいのこぎり波とをコンパレーターに入力
し、該コンパレーターにおいて前記サイリスタ点弧位相
制御角相当の出力信号とのこぎり波とのレベルが一致し
た点で前記サイリスタの点弧位相制御角を決定すること
を特徴とする無効電力補償装置の制御方法。1. An open-loop reactive power compensator for the purpose of compensating for voltage flicker in an arc furnace or the like, in which a load current is instantaneously converted into a fundamental wave delay reactive current having a power factor cosφ≈1 through a power factor correction circuit, The delayed reactive current is converted to a DC signal corresponding to the load current through a squarer, a filter and a square root circuit, the DC signal is subtracted from a reference voltage signal based on the allowable current of the reactor switching circuit by the thyristor, and the subtracted A signal equivalent to the compensating current is input to the non-linear correction circuit of the reactor current vs. thyristor firing phase control angle and taken out as an output signal equivalent to the thyristor firing phase control angle, synchronized with the output signal and the power supply phase, and the firing phase is A control angle β rises at zero, β is 90 °, and a sawtooth wave whose wave height is equal to the allowable current is input to the comparator, and the comparator is input to the comparator. The method of the reactive power compensation apparatus and determines the ignition phase control angle point of the thyristor in that the level of the output signal and the sawtooth wave of the thyristor firing phase control angle corresponding matches to have.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2177898A JP2551206B2 (en) | 1990-07-04 | 1990-07-04 | Control method of reactive power compensator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2177898A JP2551206B2 (en) | 1990-07-04 | 1990-07-04 | Control method of reactive power compensator |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0470911A JPH0470911A (en) | 1992-03-05 |
JP2551206B2 true JP2551206B2 (en) | 1996-11-06 |
Family
ID=16038992
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2177898A Expired - Lifetime JP2551206B2 (en) | 1990-07-04 | 1990-07-04 | Control method of reactive power compensator |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2551206B2 (en) |
-
1990
- 1990-07-04 JP JP2177898A patent/JP2551206B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0470911A (en) | 1992-03-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0810713B1 (en) | Apparatus and method for detecting an inverter islanding operation | |
US5804949A (en) | Thyristor-controlled series capacitor triggering system | |
US4234842A (en) | Voltage regulator and flicker compensator | |
US4121150A (en) | Gain compensation for power factor in line current regulating systems involving reactive power | |
JP2551206B2 (en) | Control method of reactive power compensator | |
JPH0698469A (en) | Control system of voltage detection-type reactive-power compensation apparatus | |
JP2781602B2 (en) | Power converter control device and system thereof | |
JPH0432621B2 (en) | ||
JPH04289728A (en) | Higher harmonic compensator | |
JPH0615115U (en) | Control system of reactive power compensator | |
JP3021552B2 (en) | Pulse phase shifter | |
JPH08140268A (en) | Controller of reactive power compensator | |
JP2581243B2 (en) | Control method of reactive power compensator | |
JPH0625951B2 (en) | Reactive power compensator | |
JP2002064985A (en) | Power conversion system controller | |
JPH03222016A (en) | Control system for reactive power compensator | |
JP2581459Y2 (en) | Control method of voltage fluctuation suppression device | |
JPH04362715A (en) | Power converter | |
JPH0642183B2 (en) | Coordinated operation control system of reactive power compensator | |
JPH0687631B2 (en) | Control Method of Active Filter in Reactive Power Compensation System | |
US3909728A (en) | Apparatus for generating a synchronization voltage for the ignition pulse control of controlled rectifier-power stages | |
JP3125354B2 (en) | Active filter control device | |
JPH08297518A (en) | Reactive power compensation device for direct-current arc furnace | |
JPS6336215B2 (en) | ||
JPH0725407U (en) | Controller for reactive power compensator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20041021 |
|
A131 | Notification of reasons for refusal |
Effective date: 20041026 Free format text: JAPANESE INTERMEDIATE CODE: A131 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041224 |
|
A131 | Notification of reasons for refusal |
Effective date: 20050222 Free format text: JAPANESE INTERMEDIATE CODE: A131 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050418 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20050517 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20050517 |
|
R150 | Certificate of patent (=grant) or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080527 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090527 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 5 Free format text: PAYMENT UNTIL: 20100527 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 6 Free format text: PAYMENT UNTIL: 20110527 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120527 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 7 Free format text: PAYMENT UNTIL: 20120527 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 8 Free format text: PAYMENT UNTIL: 20130527 |
|
LAPS | Cancellation because of no payment of annual fees |