JP2024545406A5 - - Google Patents

Info

Publication number
JP2024545406A5
JP2024545406A5 JP2024529452A JP2024529452A JP2024545406A5 JP 2024545406 A5 JP2024545406 A5 JP 2024545406A5 JP 2024529452 A JP2024529452 A JP 2024529452A JP 2024529452 A JP2024529452 A JP 2024529452A JP 2024545406 A5 JP2024545406 A5 JP 2024545406A5
Authority
JP
Japan
Prior art keywords
stage
translation table
entry
address
check
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2024529452A
Other languages
English (en)
Japanese (ja)
Other versions
JP2024545406A (ja
Filing date
Publication date
Priority claimed from GB2117274.7A external-priority patent/GB2613350B/en
Application filed filed Critical
Publication of JP2024545406A publication Critical patent/JP2024545406A/ja
Publication of JP2024545406A5 publication Critical patent/JP2024545406A5/ja
Pending legal-status Critical Current

Links

JP2024529452A 2021-11-30 2022-04-28 2ステージアドレス変換 Pending JP2024545406A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB2117274.7A GB2613350B (en) 2021-11-30 2021-11-30 Two-stage address translation
GB2117274.7 2021-11-30
PCT/GB2022/051073 WO2023099860A1 (en) 2021-11-30 2022-04-28 Two-stage address translation

Publications (2)

Publication Number Publication Date
JP2024545406A JP2024545406A (ja) 2024-12-06
JP2024545406A5 true JP2024545406A5 (https=) 2025-04-30

Family

ID=79270214

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024529452A Pending JP2024545406A (ja) 2021-11-30 2022-04-28 2ステージアドレス変換

Country Status (8)

Country Link
US (1) US12461861B2 (https=)
EP (1) EP4441617B1 (https=)
JP (1) JP2024545406A (https=)
KR (1) KR20240109286A (https=)
CN (1) CN118339542A (https=)
GB (1) GB2613350B (https=)
IL (1) IL312735A (https=)
WO (1) WO2023099860A1 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2625550A (en) * 2022-12-20 2024-06-26 Advanced Risc Mach Ltd Apparatus, method and computer program, for performing translation table entry load/store operation
GB2637714A (en) * 2024-01-31 2025-08-06 Advanced Risc Mach Ltd Attribute information
GB2637715B (en) * 2024-01-31 2026-04-01 Advanced Risc Mach Ltd Attribute information
CN118227521B (zh) * 2024-05-23 2024-07-30 摩尔线程智能科技(北京)有限责任公司 一种页表生成方法、验证方法及装置
KR20260024865A (ko) 2024-08-14 2026-02-23 주식회사 엘지에너지솔루션 전지셀 온도 측정 장치 및 이를 이용한 전지셀 온도 측정 방법
CN119127546B (zh) * 2024-08-26 2025-06-20 北京微核芯科技有限公司 处理器页表修改引起缺页异常的验证方法及装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7814287B2 (en) * 2005-07-15 2010-10-12 Xensource, Inc. Using writeable page tables for memory address translation in a hypervisor environment
WO2009001153A1 (en) * 2007-06-28 2008-12-31 Nokia Corporation Memory protection unit in a virtual processing environment
GB2514107B (en) * 2013-05-13 2020-07-29 Advanced Risc Mach Ltd Page table data management
JP6162652B2 (ja) * 2014-06-20 2017-07-12 株式会社東芝 メモリ管理装置、プログラム、及び方法
GB2543306B (en) * 2015-10-14 2019-05-01 Advanced Risc Mach Ltd Exception handling
US10019583B2 (en) * 2016-04-01 2018-07-10 Samsung Electronics Co., Ltd. Method and apparatus for performing protected walk-based shadow paging using multiple stages of page tables
US11526584B2 (en) * 2019-10-14 2022-12-13 International Business Machines Corporation Apparatus, systems, and methods for assigning access permission to social media

Similar Documents

Publication Publication Date Title
JP2024545406A5 (https=)
TWI797347B (zh) 使用儲存在記憶體系統中的記憶體保護表的記憶體保護單元以控制對記憶體的存取的裝置、方法和電腦程式
US10977190B2 (en) Dynamic address translation with access control in an emulator environment
EP2229630B1 (en) Dynamic address translation with format control
US9244856B2 (en) Dynamic address translation with translation table entry format control for identifying format of the translation table entry
US9003134B2 (en) Emulation of a dynamic address translation with change record override on a machine of another architecture
US8082405B2 (en) Dynamic address translation with fetch protection
JP7397057B2 (ja) メモリ・システム内に記憶されている制御テーブルのための二分探索手順
WO2009087135A1 (en) Dynamic address translation with dat protection
JP7096840B2 (ja) 能力メタデータを管理するための装置及び方法
KR102916752B1 (ko) 제한 포인터의 사용을 제어하는 장치 및 방법
JP2025513583A5 (https=)
US10303615B2 (en) Matching pointers across levels of a memory hierarchy
KR102944073B1 (ko) 액션 기동 장치 및 방법