JP2022541144A5 - - Google Patents

Info

Publication number
JP2022541144A5
JP2022541144A5 JP2022500757A JP2022500757A JP2022541144A5 JP 2022541144 A5 JP2022541144 A5 JP 2022541144A5 JP 2022500757 A JP2022500757 A JP 2022500757A JP 2022500757 A JP2022500757 A JP 2022500757A JP 2022541144 A5 JP2022541144 A5 JP 2022541144A5
Authority
JP
Japan
Prior art keywords
operations
routine
hardware accelerator
subset
task
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2022500757A
Other languages
English (en)
Japanese (ja)
Other versions
JP2022541144A (ja
JP7361192B2 (ja
Filing date
Publication date
Priority claimed from US16/511,689 external-priority patent/US11250107B2/en
Application filed filed Critical
Publication of JP2022541144A publication Critical patent/JP2022541144A/ja
Publication of JP2022541144A5 publication Critical patent/JP2022541144A5/ja
Application granted granted Critical
Publication of JP7361192B2 publication Critical patent/JP7361192B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2022500757A 2019-07-15 2020-06-30 ハードウェア・アクセラレータとインターフェースするための方法 Active JP7361192B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/511,689 US11250107B2 (en) 2019-07-15 2019-07-15 Method for interfacing with hardware accelerators
US16/511,689 2019-07-15
PCT/EP2020/068377 WO2021008868A1 (en) 2019-07-15 2020-06-30 A method for interfacing with hardware accelerators

Publications (3)

Publication Number Publication Date
JP2022541144A JP2022541144A (ja) 2022-09-22
JP2022541144A5 true JP2022541144A5 (https=) 2022-11-18
JP7361192B2 JP7361192B2 (ja) 2023-10-13

Family

ID=71409414

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022500757A Active JP7361192B2 (ja) 2019-07-15 2020-06-30 ハードウェア・アクセラレータとインターフェースするための方法

Country Status (5)

Country Link
US (1) US11250107B2 (https=)
EP (1) EP3999957B1 (https=)
JP (1) JP7361192B2 (https=)
CN (1) CN114127689B (https=)
WO (1) WO2021008868A1 (https=)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3933709A1 (en) * 2020-06-30 2022-01-05 Upstride Graph processing method and system
EP4285286A1 (en) * 2021-02-01 2023-12-06 Microsoft Technology Licensing, LLC Semi-programmable and reconfigurable co-accelerator for a deep neural network with normalization or non-linearity
CN115904696A (zh) * 2021-09-30 2023-04-04 想象技术有限公司 用于配置具有可配置流水线的神经网络加速器的方法和设备
TR2021020689A2 (tr) * 2021-12-22 2023-07-21 Havelsan Hava Elektronik Sanayi Ve Ticaret Anonim Sirketi Gömülü ve bütünleşi̇k si̇stemlerde paralel yapay si̇ni̇r ağlari i̇le topluluk öğrenmesi̇
US20240161222A1 (en) * 2022-11-16 2024-05-16 Nvidia Corporation Application programming interface to indicate image-to-column transformation
US12455900B1 (en) 2023-03-07 2025-10-28 QEngine LLC Method for executing a query in a multi-dimensional data space using vectorization and a related system
KR102740239B1 (ko) * 2023-03-24 2024-12-10 한국과학기술원 다중 신경망 가속을 위한 확장가능 벡터-어레이 이종 가속기 구조 및 스케쥴링 기법

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6081890A (en) * 1998-11-30 2000-06-27 Intel Corporation Method of communication between firmware written for different instruction set architectures
US7219085B2 (en) * 2003-12-09 2007-05-15 Microsoft Corporation System and method for accelerating and optimizing the processing of machine learning techniques using a graphics processing unit
US8250578B2 (en) 2008-02-22 2012-08-21 International Business Machines Corporation Pipelining hardware accelerators to computer systems
US7984267B2 (en) * 2008-09-04 2011-07-19 International Business Machines Corporation Message passing module in hybrid computing system starting and sending operation information to service program for accelerator to execute application program
US8751556B2 (en) 2010-06-11 2014-06-10 Massachusetts Institute Of Technology Processor for large graph algorithm computations and matrix operations
US8752064B2 (en) * 2010-12-14 2014-06-10 Advanced Micro Devices, Inc. Optimizing communication of system call requests
JP2012256150A (ja) * 2011-06-08 2012-12-27 Renesas Electronics Corp コンパイル装置、コンパイル方法、及びプログラム
US9411853B1 (en) 2012-08-03 2016-08-09 Healthstudio, LLC In-memory aggregation system and method of multidimensional data processing for enhancing speed and scalability
US9471388B2 (en) * 2013-03-14 2016-10-18 Altera Corporation Mapping network applications to a hybrid programmable many-core device
US20150006341A1 (en) * 2013-06-27 2015-01-01 Metratech Corp. Billing transaction scheduling
US10540588B2 (en) 2015-06-29 2020-01-21 Microsoft Technology Licensing, Llc Deep neural network processing on hardware accelerators with stacked memory
JP2018173672A (ja) * 2015-09-03 2018-11-08 株式会社Ｐｒｅｆｅｒｒｅｄ Ｎｅｔｗｏｒｋｓ 実装装置
JP6658033B2 (ja) * 2016-02-05 2020-03-04 富士通株式会社 演算処理回路、および情報処理装置
US9646243B1 (en) 2016-09-12 2017-05-09 International Business Machines Corporation Convolutional neural networks using resistive processing unit array
JP6724869B2 (ja) * 2017-06-19 2020-07-15 株式会社デンソー 多層ニューラルネットワークのニューロンの出力レベル調整方法
US11620490B2 (en) * 2017-10-17 2023-04-04 Xilinx, Inc. Multi-layer neural network processing by a neural network accelerator using host communicated merged weights and a package of per-layer instructions
US10698766B2 (en) * 2018-04-18 2020-06-30 EMC IP Holding Company LLC Optimization of checkpoint operations for deep learning computing
CN108876702A (zh) * 2018-06-21 2018-11-23 北京邮电大学 一种加速分布式深度神经网络的训练方法及装置
US10620951B2 (en) * 2018-06-22 2020-04-14 Intel Corporation Matrix multiplication acceleration of sparse matrices using column folding and squeezing

Similar Documents

Publication Publication Date Title
JP2022541144A5 (https=)
Gravina et al. Anti-symmetric DGN: a stable architecture for deep graph networks
JP6840827B2 (ja) ニューラルネットワークプロセッサにおけるバッチ処理
CN109740747B (zh) 运算方法、装置及相关产品
JP2025111477A5 (ja) データ生成方法、半導体集積回路、プログラム、装置及びシステム
KR102302609B1 (ko) 신경망 아키텍처 최적화
JP2023515556A5 (https=)
CN114127689B (zh) 用于与硬件加速器接口的方法
Drozdowski Scheduling for parallel processing
JP2020129404A (ja) 計算グラフの処理
Diekmann et al. Load balancing strategies for distributed memory machines
KR20190093932A (ko) 딥러닝 시스템에서의 연산 처리 장치 및 방법
Nachaoui et al. On the numerical approximation of some inverse problems governed by nonlinear delay differential equation
Manickam et al. Novel Lagrange sense exponential stability criteria for time-delayed stochastic Cohen–Grossberg neural networks with Markovian jump parameters: a graph-theoretic approach
WO2023125857A1 (zh) 基于机器学习框架系统的模型训练方法及相关设备
Pati et al. Demystifying bert: Implications for accelerator design
WO2024239971A1 (zh) 神经网络模型的编译方法、推理方法、装置、设备和介质
CN110825380A (zh) 核函数的生成方法、目标代码的生成方法和组合处理装置
US20240354612A1 (en) Caching Matrix Representations of Repeated Quantum Gates
Ivutin et al. Design efficient schemes of applied algorithms parallelization based on semantic Petri-Markov net
US20220012573A1 (en) Neural network accelerators
Blochinger et al. A Universal Parallel SAT Checking Kernel.
Sumner et al. Speed-up of machine learning for sound localization via high-performance computing
CN119473317B (zh) 一种云际环境中成本感知的大模型部署优化方法及系统
Arora Test Case Generation Using Progressively Refined Genetic Algorithm for Ajax Web Application Testing