JP2022510812A5 - - Google Patents

Info

Publication number
JP2022510812A5
JP2022510812A5 JP2021527859A JP2021527859A JP2022510812A5 JP 2022510812 A5 JP2022510812 A5 JP 2022510812A5 JP 2021527859 A JP2021527859 A JP 2021527859A JP 2021527859 A JP2021527859 A JP 2021527859A JP 2022510812 A5 JP2022510812 A5 JP 2022510812A5
Authority
JP
Japan
Prior art keywords
speed
link
controller
improved speed
interconnection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2021527859A
Other languages
English (en)
Japanese (ja)
Other versions
JP2022510812A (ja
JP7420804B2 (ja
Filing date
Publication date
Priority claimed from US16/221,181 external-priority patent/US11151075B2/en
Application filed filed Critical
Publication of JP2022510812A publication Critical patent/JP2022510812A/ja
Publication of JP2022510812A5 publication Critical patent/JP2022510812A5/ja
Application granted granted Critical
Publication of JP7420804B2 publication Critical patent/JP7420804B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2021527859A 2018-12-14 2019-06-27 改良された速度モードによるデータ通信 Active JP7420804B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/221,181 2018-12-14
US16/221,181 US11151075B2 (en) 2018-12-14 2018-12-14 Data communications with enhanced speed mode
PCT/US2019/039505 WO2020122989A1 (en) 2018-12-14 2019-06-27 Data communications with enhanced speed mode

Publications (3)

Publication Number Publication Date
JP2022510812A JP2022510812A (ja) 2022-01-28
JP2022510812A5 true JP2022510812A5 (enExample) 2022-06-27
JP7420804B2 JP7420804B2 (ja) 2024-01-23

Family

ID=71071666

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2021527859A Active JP7420804B2 (ja) 2018-12-14 2019-06-27 改良された速度モードによるデータ通信

Country Status (6)

Country Link
US (2) US11151075B2 (enExample)
EP (1) EP3895029B1 (enExample)
JP (1) JP7420804B2 (enExample)
KR (1) KR102865968B1 (enExample)
CN (1) CN113196254B (enExample)
WO (1) WO2020122989A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11151075B2 (en) * 2018-12-14 2021-10-19 Ati Technologies Ulc Data communications with enhanced speed mode
US11386026B1 (en) * 2021-02-09 2022-07-12 Microsoft Technology Licensing, Llc Shell PCIe bridge and shared-link-interface services in a PCIe system
CN117311832B (zh) * 2023-11-29 2024-02-20 苏州元脑智能科技有限公司 Pcie设备启动模式的展示方法、装置、设备及介质
CN120336240B (zh) * 2025-06-20 2025-10-21 上海芯力基半导体有限公司 一种基于PCIe的高速数据传输方法、设备及系统

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8059673B2 (en) * 2003-05-01 2011-11-15 Genesis Microchip Inc. Dynamic resource re-allocation in a packet based video display interface
US7620062B2 (en) * 2003-05-01 2009-11-17 Genesis Microchips Inc. Method of real time optimizing multimedia packet transmission rate
US7426597B1 (en) * 2003-05-07 2008-09-16 Nvidia Corporation Apparatus, system, and method for bus link width optimization of a graphics system
US9262837B2 (en) * 2005-10-17 2016-02-16 Nvidia Corporation PCIE clock rate stepping for graphics and platform processors
US7461195B1 (en) * 2006-03-17 2008-12-02 Qlogic, Corporation Method and system for dynamically adjusting data transfer rates in PCI-express devices
US8279948B2 (en) * 2006-12-13 2012-10-02 Rambus Inc. Interface with variable data rate
US7660925B2 (en) * 2007-04-17 2010-02-09 International Business Machines Corporation Balancing PCI-express bandwidth
US8477831B2 (en) 2010-02-17 2013-07-02 Altera Corporation Multi-protocol multiple-data-rate auto-speed negotiation architecture for a device
TWI408557B (zh) * 2010-03-18 2013-09-11 Faraday Tech Corp 高速輸入輸出系統及其節能控制方法
US9268732B2 (en) 2012-06-08 2016-02-23 Advanced Micro Devices, Inc. Tunnel suitable for multi-segment communication links and method therefor
US8972640B2 (en) * 2012-06-27 2015-03-03 Intel Corporation Controlling a physical link of a first protocol using an extended capability structure of a second protocol
US9507746B2 (en) * 2012-10-22 2016-11-29 Intel Corporation Control messaging in multislot link layer flit
US9244872B2 (en) * 2012-12-21 2016-01-26 Ati Technologies Ulc Configurable communications controller
US9692426B2 (en) * 2013-05-06 2017-06-27 Advanced Micro Devices, Inc. Phase locked loop system with bandwidth measurement and calibration
JP6286551B2 (ja) 2014-01-16 2018-02-28 インテル・コーポレーション 処理要素構成のための装置、デバイス構成のための装置および方法、高速デバイス構成のための装置、プログラム、並びに、非一時的コンピュータ可読ストレージ媒体
US10275387B2 (en) * 2015-08-10 2019-04-30 Mediatek Inc. Method and associated interface circuit for mitigating interference due to signaling of a bus
US9825730B1 (en) 2016-09-26 2017-11-21 Dell Products, Lp System and method for optimizing link performance with lanes operating at different speeds
US20180173666A1 (en) 2016-12-16 2018-06-21 Intel Corporation APPARATUSES AND METHODS TO COUPLE AN EMBEDDED UNIVERSAL SERIAL BUS (eUSB) CIRCUIT TO A UNIVERSAL SERIAL BUS (USB) TRANSCEIVER INTERFACE CIRCUIT
US10789201B2 (en) 2017-03-03 2020-09-29 Intel Corporation High performance interconnect
US10880137B2 (en) * 2017-05-12 2020-12-29 Intel Corporation Bypassing equalization at lower data rates
US10545773B2 (en) * 2018-05-23 2020-01-28 Intel Corporation System, method, and apparatus for DVSEC for efficient peripheral management
US11151075B2 (en) * 2018-12-14 2021-10-19 Ati Technologies Ulc Data communications with enhanced speed mode

Similar Documents

Publication Publication Date Title
CN112543925B (zh) 用于使用专用低延迟链路的多个硬件加速器的统一地址空间
CN113254381B (zh) 用于支持多种互连协议的方法和装置
US20210041929A1 (en) Dynamic network controller power management
CN107409116B (zh) 用于管理虚拟网络功能的计算设备、方法、介质及装置
JP2003532165A (ja) 入出力デバイスを動的に再構成する装置及び方法
US8972611B2 (en) Multi-server consolidated input/output (IO) device
US20120284448A1 (en) Executing virtual functions using memory-based data in a pci express sr-iov and mr-iov environment
CN105577567A (zh) 基于Intel DPDK的网络数据包并行处理方法
WO2016082198A1 (zh) 一种片上网络、通信控制方法及控制器
JP2017211984A (ja) 再構成可能なマルチポートを具備するＰＣＩｅストレージシステムのためのＱｏＳを認識した入出力管理方法、管理システム、及び管理装置
CN106817292B (zh) 用以管理服务交换机的系统以及方法
US11108406B2 (en) System, apparatus and method for dynamic priority-aware compression for interconnect fabrics
KR101572689B1 (ko) 네트워크 인터페이스 가상화 장치 및 방법
US20170366460A1 (en) Rdma-over-ethernet storage system with congestion avoidance without ethernet flow control
EP2620876B1 (en) Method and apparatus for data processing, pci-e bus system and server
US8843671B1 (en) Dynamic resource allocation for serial attached SCSI devices
CN103078754A (zh) 一种基于计数型bloom filter的网络数据流统计方法
US10965602B2 (en) Software assisted hashing to improve distribution of a load balancer
CN113986969B (zh) 数据处理方法、装置、电子设备和存储介质
CN109891398B (zh) 具有可编程优先级级别的系统仲裁器
JP6571355B2 (ja) Ｉ／ｏデバイス仮想化装置、システムおよび帯域保証制御方法
CN104123257B (zh) 通用串行总线装置、通信方法及计算机可读存储介质
CN107682300B (zh) 确定安全组规则链的方法和装置
CN112463670A (zh) 一种存储控制器访问方法及相关装置
JP6657910B2 (ja) 帯域設定方法、帯域設定プログラム、情報処理装置及び情報処理システム