JP2021184584A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2021184584A5 JP2021184584A5 JP2020090118A JP2020090118A JP2021184584A5 JP 2021184584 A5 JP2021184584 A5 JP 2021184584A5 JP 2020090118 A JP2020090118 A JP 2020090118A JP 2020090118 A JP2020090118 A JP 2020090118A JP 2021184584 A5 JP2021184584 A5 JP 2021184584A5
- Authority
- JP
- Japan
- Prior art keywords
- processing unit
- electronic system
- coprocessor
- flash memory
- volatile memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Claims (1)
前記第１処理装置および前記第２処理装置のおのおのは、コプロセッサであり、
前記不揮発性メモリは、フラッシュメモリである、電子システム。
In an electronic system according to claim 7,
each of the first processing unit and the second processing unit is a coprocessor;
The electronic system, wherein the non-volatile memory is flash memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2020090118A JP2021184584A (en) | 2020-05-22 | 2020-05-22 | Semiconductor device and electronic system using the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2020090118A JP2021184584A (en) | 2020-05-22 | 2020-05-22 | Semiconductor device and electronic system using the same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2021184584A JP2021184584A (en) | 2021-12-02 |
| JP2021184584A5 true JP2021184584A5 (en) | 2022-10-07 |
Family
ID=78767564
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2020090118A Pending JP2021184584A (en) | 2020-05-22 | 2020-05-22 | Semiconductor device and electronic system using the same |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2021184584A (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7460170B2 (en) * | 2021-11-12 | 2024-04-02 | 株式会社ユニバーサルエンターテインメント | gaming machine |
| JP7460171B2 (en) * | 2021-11-12 | 2024-04-02 | 株式会社ユニバーサルエンターテインメント | Gaming Machines |
| JP7460172B2 (en) * | 2021-11-12 | 2024-04-02 | 株式会社ユニバーサルエンターテインメント | gaming machine |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10771448B2 (en) * | 2012-08-10 | 2020-09-08 | Cryptography Research, Inc. | Secure feature and key management in integrated circuits |
-
2020
- 2020-05-22 JP JP2020090118A patent/JP2021184584A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2021184584A5 (en) | ||
| TWI587308B (en) | Recovery algorithm in non-volatile memory | |
| JP2017085120A5 (en) | ||
| JP2015534169A5 (en) | ||
| JP2020091933A (en) | Semiconductor memory device employing pim and operating method thereof | |
| TW563063B (en) | Loop handling for single instruction multiple datapath processor architectures | |
| JP2013243657A5 (en) | ||
| JP2016517570A5 (en) | ||
| JP2020503622A5 (en) | ||
| JP2019046199A5 (en) | ||
| TW201610707A (en) | Device and method to assign device pin functionality for multi-processor core device | |
| WO2016091166A1 (en) | Arithmetic circuit and data transfer method | |
| JP2013065296A5 (en) | Memory management unit with region descriptor globalization control | |
| JP2013251542A5 (en) | ||
| ATE468564T1 (en) | CONNECTIONS IN SIMD PROCESSOR ARCHITECTURES | |
| CN116710912A (en) | Matrix multiplier and control method thereof | |
| JP2015099628A5 (en) | Arithmetic processing unit | |
| JP2012232198A5 (en) | ||
| JP2018501609A5 (en) | ||
| KR102518010B1 (en) | Polarity based data transfer function for volatile memory | |
| JP2018045560A5 (en) | ||
| US20150293786A1 (en) | Method for processing cr algorithm by actively utilizing shared memory of multi-processor, and processor using the same | |
| TW201610686A (en) | Device and method to assign device pin ownership for multi-processor core devices | |
| JP2018160029A5 (en) | ||
| JP2012232197A5 (en) |