JP2012232198A5 - - Google Patents

Download PDF

Info

Publication number
JP2012232198A5
JP2012232198A5 JP2012194752A JP2012194752A JP2012232198A5 JP 2012232198 A5 JP2012232198 A5 JP 2012232198A5 JP 2012194752 A JP2012194752 A JP 2012194752A JP 2012194752 A JP2012194752 A JP 2012194752A JP 2012232198 A5 JP2012232198 A5 JP 2012232198A5
Authority
JP
Japan
Prior art keywords
instruction
storage area
gaming machine
area
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2012194752A
Other languages
Japanese (ja)
Other versions
JP2012232198A (en
JP5589174B2 (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2012194752A priority Critical patent/JP5589174B2/en
Priority claimed from JP2012194752A external-priority patent/JP5589174B2/en
Publication of JP2012232198A publication Critical patent/JP2012232198A/en
Publication of JP2012232198A5 publication Critical patent/JP2012232198A5/ja
Application granted granted Critical
Publication of JP5589174B2 publication Critical patent/JP5589174B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Claims (3)

所定の遊技媒体を用いて遊技を行うとともに制御装置を備える遊技機であって、
前記制御装置は、
ＣＰＵと、
前記ＣＰＵが実行するプログラムを格納するためのメモリとしてのＲＯＭと、
種々の情報を格納するためのメモリとしてのＲＡＭと、
外部との信号を入出力するための入出力ポートとを有し、
前記ＣＰＵは、メモリへのアクセスに使用される命令であって２バイト以上のアドレス値を含む命令体系を有する第１命令と、外部との信号の入出力に使用される命令であって入出力先を指定するためのアドレス値が前記第１命令よりも１バイト以上少ない命令体系を有する第２命令とを使用可能であり、
前記ＲＡＭは、前記ＣＰＵからの命令に対応してアクセス可能な第１の記憶領域と第２の記憶領域を有し、
前記第１の記憶領域は、前記第２命令によりアクセスが可能な領域であり、
前記第２の記憶領域は、前記第１命令によりアクセスが可能な領域であり、
前記第１記憶領域と前記第２記憶領域は連続した領域である
ことを特徴とする遊技機。 A gaming machine that performs a game using a predetermined game medium and includes a control device ,
The control device includes:
And C PU,
ROM as a memory for storing a program executed by the CPU;
And a RAM as a memory for storing the information of the kind people,
Having input and output ports for inputting and outputting signals to and from external,
Wherein the CPU, input and output first instruction and having an instruction system that includes two or more bytes of address values to a command that is used to access the memory, an instruction to be used for input and output of signals with the outside A second instruction having an instruction system in which an address value for designating a destination is one byte less than the first instruction can be used;
The RAM has a first storage area and a second storage area that can be accessed in response to an instruction from the CPU.
The first storage area is an area accessible by the second instruction,
The second storage area is an area accessible by the first instruction,
The first storage area and the second storage area are continuous areas.
A gaming machine characterized by that . 請求項１記載の遊技機において、
前記第１記憶領域は所定の連続した領域であることを特徴とする遊技機。 In claim 1 the gaming machine described in the
The gaming machine, wherein the first storage area is a predetermined continuous area . 請求項１記載の遊技機において、
前記第２記憶領域は所定の連続した領域であることを特徴とする遊技機。 In claim 1 the gaming machine described in the
The gaming machine, wherein the second storage area is a predetermined continuous area .
JP2012194752A 2007-08-24 2012-09-05 Game machine Expired - Fee Related JP5589174B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012194752A JP5589174B2 (en) 2007-08-24 2012-09-05 Game machine

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2007218951 2007-08-24
JP2007218951 2007-08-24
JP2007265964 2007-10-11
JP2007265964 2007-10-11
JP2012194752A JP5589174B2 (en) 2007-08-24 2012-09-05 Game machine

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2007268826A Division JP5093584B2 (en) 2007-08-24 2007-10-16 Game machine

Publications (3)

Publication Number Publication Date
JP2012232198A JP2012232198A (en) 2012-11-29
JP2012232198A5 true JP2012232198A5 (en) 2013-01-17
JP5589174B2 JP5589174B2 (en) 2014-09-17

Family

ID=40775521

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2007268826A Expired - Fee Related JP5093584B2 (en) 2007-08-24 2007-10-16 Game machine
JP2012194752A Expired - Fee Related JP5589174B2 (en) 2007-08-24 2012-09-05 Game machine

Family Applications Before (1)

Application Number Title Priority Date Filing Date
JP2007268826A Expired - Fee Related JP5093584B2 (en) 2007-08-24 2007-10-16 Game machine

Country Status (1)

Country Link
JP (2) JP5093584B2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6054281B2 (en) * 2013-11-05 2016-12-27 株式会社ユニバーサルエンターテインメント Game machine
JP6054280B2 (en) * 2013-11-05 2016-12-27 株式会社ユニバーサルエンターテインメント Game machine
JP5969558B2 (en) * 2014-09-02 2016-08-17 株式会社大都技研 Amusement stand
JP6303140B2 (en) * 2016-07-07 2018-04-04 株式会社大都技研 Amusement stand
JP6282365B2 (en) * 2017-03-14 2018-02-21 株式会社ユニバーサルエンターテインメント Game machine
JP6570668B2 (en) * 2018-01-23 2019-09-04 株式会社ユニバーサルエンターテインメント Game machine

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2548952B2 (en) * 1987-09-26 1996-10-30 株式会社三共 Ball game machine
JPH08321846A (en) * 1995-05-26 1996-12-03 Matsushita Electric Works Ltd Network device
JP2004229938A (en) * 2003-01-30 2004-08-19 Sankyo Kk Game machine
JP2005152622A (en) * 2003-11-07 2005-06-16 Daiichi Shokai Co Ltd Game machine
JP4789105B2 (en) * 2005-08-16 2011-10-12 株式会社大一商会 Game machine

Similar Documents

Publication Publication Date Title
JP2012232198A5 (en)
MX346496B (en) Instruction to compute the distance to a specified memory boundary.
JP2015527661A5 (en)
GB2506073A (en) Store storage class memory information command
JP2012150875A5 (en)
JP2011083335A5 (en)
EP2660752A3 (en) Memory protection circuit, processing unit, and memory protection method
WO2016126523A3 (en) Authenticated control stacks
WO2012027423A3 (en) Wide input output memory with low density, low latency and high density, high latency blocks
WO2013114277A3 (en) A deformable apparatus, method and computer program
WO2015166211A3 (en) Access control and code scheduling
JP2013512511A5 (en)
EP2889759A8 (en) Processor with architecturally-visible programmable on-die storage to store data that is accessible by instruction
JP2012232197A5 (en)
JP2014132490A5 (en)
JP2012250132A5 (en)
JP2015150394A5 (en)
WO2012102989A3 (en) Circuitry to select, at least in part, at least one memory
JP2014161410A5 (en)
JP2013510355A5 (en)
JP2014182476A5 (en) Operation history image storage device, image processing device, operation history image storage control program
JP2016005612A5 (en)
JP2017159095A5 (en)
JP2015039485A5 (en)
JP2010282284A5 (en)