JP2020035839A - Multilayer printed wiring board - Google Patents

Multilayer printed wiring board Download PDF

Info

Publication number
JP2020035839A
JP2020035839A JP2018159921A JP2018159921A JP2020035839A JP 2020035839 A JP2020035839 A JP 2020035839A JP 2018159921 A JP2018159921 A JP 2018159921A JP 2018159921 A JP2018159921 A JP 2018159921A JP 2020035839 A JP2020035839 A JP 2020035839A
Authority
JP
Japan
Prior art keywords
interlayer connection
signal line
connection conductors
multilayer printed
conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2018159921A
Other languages
Japanese (ja)
Other versions
JP7071244B2 (en
Inventor
俊之 金子
Toshiyuki Kaneko
俊之 金子
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2018159921A priority Critical patent/JP7071244B2/en
Publication of JP2020035839A publication Critical patent/JP2020035839A/en
Application granted granted Critical
Publication of JP7071244B2 publication Critical patent/JP7071244B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

To reduce the number of holes for via formation for interlayer connection of differential signal lines to improve transmission characteristics.SOLUTION: In a multilayer printed wiring board 1A, a plurality of wiring layers are formed with an insulating layer therebetween. Differential signal lines S1, S2 are formed on one wiring layer L1 and the other wiring layer L2; two or more interlayer connection conductors isolated with gaps therebetween are provided on an inner peripheral surface of one hole 11 penetrating a layer between one wiring layer and the other wiring layer; the signal lines S1 are interlayer-connected by an interlayer connection conductor 21, and the signal lines S2 are interlayer-connected by an interlayer connection conductor 23.SELECTED DRAWING: Figure 2

Description

本開示は、層間接続ビアを経由して差動配線を形成した多層印刷配線板に関するものである。   The present disclosure relates to a multilayer printed wiring board in which a differential wiring is formed via an interlayer connection via.

一般に、層間接続ビアを経由して差動配線を形成する場合、差動信号用にビアが2個必要となる。更に、グラウンド用にビアが最低1個必要となる。例えば、図18に示すように一方の配線層L1から電源ベタパターンEが形成された電源層L2、グラウンドベタパターンGが形成されたグラウンド層L3を介して他方の配線層L4に至る差動信号配線を形成する場合について説明する。まず、差動信号線S1,S2用に2個の信号用ビアV1,V2が必要になる。また、特許文献1にも記載されるように信号用ビアV1,V2の両側に隣接してグラウンド用ビアV3,V4を配置することがよく行われる。この場合、4個のビアが必要になる。
なお、詳しくは一方の配線層L1では、差動信号線S1,S2と信号用ビアV1,V2とが接続する。電源層L2では、信号用ビアV1,V2及びグラウンド用ビアV3,V4は、電源ベタパターンEとクリアランスを保って非接続で通過する。グラウンド層L3では、信号用ビアV1,V2はグラウンドベタパターンGとクリアランスを保って非接続で通過し、グラウンド用ビアV3,V4はグラウンドベタパターンGと接続する。他方の配線層L4では、信号用ビアV1,V2と差動信号線S1,S2とが接続する。
Generally, when a differential wiring is formed via an interlayer connection via, two vias are required for differential signals. Further, at least one via is required for the ground. For example, as shown in FIG. 18, a differential signal from one wiring layer L1 to another wiring layer L4 via a power supply layer L2 on which a power supply solid pattern E is formed and a ground layer L3 on which a ground solid pattern G is formed. A case of forming a wiring will be described. First, two signal vias V1 and V2 are required for the differential signal lines S1 and S2. As described in Patent Document 1, ground vias V3 and V4 are often arranged adjacent to both sides of signal vias V1 and V2. In this case, four vias are required.
Note that, specifically, in one wiring layer L1, the differential signal lines S1 and S2 are connected to the signal vias V1 and V2. In the power supply layer L2, the signal vias V1 and V2 and the ground vias V3 and V4 pass through the power supply solid pattern E without clearance while maintaining a clearance. In the ground layer L3, the signal vias V1 and V2 pass through the ground solid pattern G without disconnection while maintaining a clearance, and the ground vias V3 and V4 are connected to the ground solid pattern G. In the other wiring layer L4, the signal vias V1, V2 are connected to the differential signal lines S1, S2.

また、図18に示した構成に対しグラウンド用ビアを1個として、2個の信号用ビアと、1個のグラウンド用ビアとからなる3個のビアにより層間接続する場合もある。   In addition, there may be a case where one ground via is used in the configuration shown in FIG. 18 and interlayer connection is performed by three vias including two signal vias and one ground via.

特開2007−258358号公報JP 2007-258358 A

差動信号は、ポジ信号とネガ信号の2つの信号を結合させて伝送させるので、2本1組のペア配線となる。そのため、上記のように差動信号だけで2個の信号用ビアが必要となった。更に、ビア部でのリターンパスの確保、および、インピーダンス整合のために、最低1個のグラウンド用ビアが必要となった。そのため、ビアの専有面積を広く必要とした。
また、ビアの配列ピッチは、配線層での配線ピッチよりも広いため、ビア接続時にピッチを広げざるを得ず、差動信号配線同士やグラウンド導体との間隙を適度に保つことができず、伝送特性が低下するおそれがあった。
Since the differential signal is transmitted by combining two signals, that is, a positive signal and a negative signal, it becomes a pair wiring pair. Therefore, two signal vias are required only for the differential signal as described above. Further, at least one ground via is required for securing a return path in the via portion and for impedance matching. Therefore, a large area was required for the via.
In addition, since the via pitch is wider than the wiring pitch in the wiring layer, the pitch must be increased when connecting vias, and the gap between the differential signal wiring and the ground conductor cannot be maintained appropriately. There was a possibility that the transmission characteristics would be reduced.

本開示の1つの態様の多層印刷配線板は、絶縁層を介して複数の配線層を形成した多層印刷配線板であって、一の配線層と他の配線層に差動信号線が形成され、前記一の配線層と前記他の配線層との間の層を貫通する1つのホールの内周面に周方向に間隙を介して隔絶された2以上の層間接続導体が設けられ、前記2以上の層間接続導体のうち1つの層間接続導体により前記差動信号線を構成する一方の信号線が層間接続され、他の1つの層間接続導体により前記差動信号線を構成する他方の信号線が層間接続されている。   A multilayer printed wiring board according to one embodiment of the present disclosure is a multilayer printed wiring board in which a plurality of wiring layers are formed with an insulating layer interposed therebetween, wherein a differential signal line is formed in one wiring layer and another wiring layer. Two or more interlayer connection conductors are provided on an inner peripheral surface of one hole penetrating a layer between the one wiring layer and the another wiring layer, the two or more interlayer connection conductors being separated by a gap in a circumferential direction; One of the above-mentioned interlayer connection conductors is connected to one signal line constituting the differential signal line by one interlayer connection conductor, and the other signal line is constituted by another interlayer connection conductor to constitute the differential signal line. Are connected between layers.

本開示の多層印刷配線板によれば、差動信号線の層間接続のための層間接続ビアを1つのホールに複数の層間接続導体が設けられたものに減縮することができ、さらには共通のホールによる層間接続ビアにグラウンド導体も配線することができ、ビア形成用ホール数の減縮(ビアの占有面積の減縮)を図ることができる。また、差動信号配線同士や信号線とグラウンド導体との間隙を層間接続区間においても適度に小さく保つことができ、伝送特性を向上することができる。   According to the multilayer printed wiring board of the present disclosure, the number of interlayer connection vias for interlayer connection of differential signal lines can be reduced to one in which a plurality of interlayer connection conductors are provided in one hole. A ground conductor can also be wired in the interlayer connection via by the hole, and the number of via forming holes can be reduced (the area occupied by the via can be reduced). Further, the gap between the differential signal wirings or between the signal line and the ground conductor can be kept appropriately small even in the interlayer connection section, and the transmission characteristics can be improved.

層間接続ビアの形成過程の一例を示す平面図である。It is a top view which shows an example of the formation process of an interlayer connection via | veer. 実施形態1の多層印刷配線板の層構成を示す平面図である。FIG. 2 is a plan view illustrating a layer configuration of the multilayer printed wiring board according to Embodiment 1. (a)は実施形態2の層間接続ビアの構成を示す平面図であり、(b)は実施形態3の層間接続ビアの構成を示す平面図であり、(c)は実施形態4の層間接続ビアの構成を示す平面図である。(a) is a plan view showing a configuration of an interlayer connection via of Embodiment 2, (b) is a plan view showing a configuration of an interlayer connection via of Embodiment 3, and (c) is an interlayer connection of Embodiment 4. FIG. 3 is a plan view showing a configuration of a via. 比較例の構造を示した斜視図である。FIG. 9 is a perspective view illustrating a structure of a comparative example. 比較例のビア形状を示す平面図である。It is a top view showing the via shape of the comparative example. 比較例の信号配線層L1の平面図である。It is a top view of the signal wiring layer L1 of a comparative example. 比較例の電源層L2の平面図である。It is a top view of the power supply layer L2 of a comparative example. 比較例のグラウンド層L3の平面図である。It is a top view of the ground layer L3 of a comparative example. 比較例の信号配線層L4の平面図である。It is a top view of the signal wiring layer L4 of a comparative example. 実施例の構造を示した斜視図である。It is the perspective view which showed the structure of the Example. 実施例のビア形状を示す平面図である。It is a top view showing the via | veer shape of an Example. 実施例の信号配線層L1の平面図である。It is a top view of the signal wiring layer L1 of an Example. 実施例の電源層L2の平面図である。It is a top view of the power supply layer L2 of an Example. 実施例のグラウンド層L3の平面図(a)及びその部分拡大図(b)である。It is the top view (a) of the ground layer L3 of an Example, and its partial enlarged view (b). 実施例の信号配線層L4の平面図である。It is a top view of the signal wiring layer L4 of an Example. 比較例と実施例とで共通の断面図である。It is a sectional view common to a comparative example and an example. 比較例と実施例と差動インピーダンスの変動を比較したグラフである。7 is a graph comparing the variation of the differential impedance between the comparative example and the example. 従来例の多層印刷配線板の層構成を示す平面図である。It is a top view showing the layer composition of the multilayer printed wiring board of the conventional example.

本開示の実施形態の多層印刷配線板について図面を参照して説明する。   A multilayer printed wiring board according to an embodiment of the present disclosure will be described with reference to the drawings.

〔層間接続ビアの形成〕
まず、一例の層間接続ビアの形成過程につき開示する。
図1(a)に示すように多層印刷配線板1にホール11を形成し、ホール11の一周に導体12を形成する。なお、導体12は、ホール11の内周面全体に形成された層間接続導体と、層間接続導体から配線層に延出した接続ランドとからなる。
図1(b)に示すように導体12を半分に分割して2の導体13、14とし、さらに2の導体13、14のそれぞれを図1(c)に示すように半分に分割して4の層間接続導体21,22,23,24とし、複合型の層間接続ビアV11を構成する。導体を分割することは、レジストマスクパターンを用いた選択的エッチング等により行うことができるが、製造方法は問わない。また、ホール11の内周面に形成された導体を周方向に分断するという過程も必須でなく、互いに周方向に離間して区分された領域にそれぞれ導体を設けてもよい。
以上は1ホールにつき4の層間接続導体を設ける例で説明したが所望の導体数で複合型の層間接続ビアを形成して以下の実施形態に適用する
[Formation of interlayer connection via]
First, a process of forming an example of an interlayer connection via will be disclosed.
As shown in FIG. 1A, a hole 11 is formed in the multilayer printed wiring board 1, and a conductor 12 is formed around the hole 11. The conductor 12 includes an interlayer connection conductor formed on the entire inner peripheral surface of the hole 11 and connection lands extending from the interlayer connection conductor to the wiring layer.
As shown in FIG. 1 (b), the conductor 12 is divided in half to form two conductors 13 and 14, and each of the two conductors 13 and 14 is divided in half as shown in FIG. Are used as the interlayer connection conductors 21, 22, 23, 24 to form a composite type interlayer connection via V11. The division of the conductor can be performed by selective etching or the like using a resist mask pattern, but the production method is not limited. Further, the process of dividing the conductor formed on the inner peripheral surface of the hole 11 in the circumferential direction is not essential, and the conductors may be provided in regions separated from each other in the circumferential direction.
In the above, an example in which four interlayer connection conductors are provided for one hole has been described. However, a composite-type interlayer connection via having a desired number of conductors is formed and applied to the following embodiments.

〔実施形態1〕
実施形態1に係る多層印刷配線板1Aにつき説明する。図2に示すように多層印刷配線板1Aは絶縁層を介して、差動信号線S1,S2が形成された配線層L1と、電源ベタパターンEが形成された電源層L2と、グラウンドベタパターンGが形成されたグラウンド層L3と、差動信号線S1,S2が形成された配線層L4と、を以上の順序で積層した構造を備える。
[Embodiment 1]
The multilayer printed wiring board 1A according to the first embodiment will be described. As shown in FIG. 2, the multilayer printed wiring board 1A has a wiring layer L1 on which differential signal lines S1 and S2 are formed, a power layer L2 on which a power solid pattern E is formed, and a ground solid pattern via an insulating layer. A ground layer L3 on which G is formed and a wiring layer L4 on which differential signal lines S1 and S2 are formed are stacked in the above order.

多層印刷配線板1Aには、配線層L1と配線層L4との間の層を貫通して1つのホール11が形成されている。ホール11の内周面に周方向に間隙を介して隔絶された4の層間接続導体21,22,23,24が設けられ、4の層間接続導体21,22,23,24による複合型の層間接続ビアV11が形成されている。各層間接続導体21,22,23,24は、ホール11の内周面において配線層L1から配線層L4まで延在する。   One hole 11 is formed in the multilayer printed wiring board 1A so as to penetrate a layer between the wiring layer L1 and the wiring layer L4. Four interlayer connection conductors 21, 22, 23, and 24 are provided on the inner peripheral surface of the hole 11 with a gap therebetween in the circumferential direction, and a composite type interlayer including the four interlayer connection conductors 21, 22, 23, and 24 is provided. A connection via V11 is formed. Each of the interlayer connection conductors 21, 22, 23, and 24 extends from the wiring layer L1 to the wiring layer L4 on the inner peripheral surface of the hole 11.

4の層間接続導体21,22,23,24のうち2の層間接続導体21,23が差動信号線の層間接続用とされ、他の2の層間接続導体22,24がグラウンド導体の層間接続用とされる。
詳しくは、一方の配線層L1では、差動信号線S1,S2と層間接続導体21,23とが接続する。電源層L2では、層間接続導体21,23及び層間接続導体22,24は、電源ベタパターンEとクリアランスを保って非接続で通過する。グラウンド層L3では層間接続導体21.23はグラウンドベタパターンGとクリアランスを保って非接続で通過し、層間接続導体22,24はグラウンドベタパターンGと接続する。他方の配線層L4では、層間接続導体21.23と差動信号線S1,S2とが接続する。
Of the four interlayer connection conductors 21, 22, 23, 24, two interlayer connection conductors 21, 23 are used for interlayer connection of the differential signal line, and the other two interlayer connection conductors 22, 24 are connected to ground conductor interlayer connection. It is used.
Specifically, in one wiring layer L1, the differential signal lines S1 and S2 are connected to the interlayer connection conductors 21 and 23. In the power supply layer L <b> 2, the interlayer connection conductors 21 and 23 and the interlayer connection conductors 22 and 24 pass through the power supply solid pattern E in a disconnected manner while maintaining a clearance. In the ground layer L3, the interlayer connection conductor 21.23 passes through the ground solid pattern G in a non-connected state while maintaining a clearance, and the interlayer connection conductors 22 and 24 are connected to the ground solid pattern G. In the other wiring layer L4, the interlayer connection conductor 21.23 and the differential signal lines S1 and S2 are connected.

以上のように層間接続ビアV11の層間接続導体21,22,23,24は、その数が4で、4等分とされている。4等分の構造は、ホール11の90度ごとの半径線上に間隙を設けたものである。4の層間接続導体のうち1の層間接続導体21により差動信号線を構成する一方の信号線S1が層間接続され、他の1の層間接続導体23により差動信号線を構成する他方の信号線S2が層間接続され、残りの2の層間接続導体22,24によりグラウンド導体が層間接続されている。
また、4の層間接続導体21,22,23,24は、ホール11の周方向に一方の信号線(21)、グラウンド導体(22)、他方の信号線(23)、グラウンド導体(24)の順で割り当てられている。
層間接続ビアV11において、各信号線S1,S2(21,23)は、二つのグラウンド用の層間接続導体22,24とホール11の周方向に隣接し、信号線S1,S2(21,23)同士は、ホール11を介して対向した構造とされている。
As described above, the number of the interlayer connection conductors 21, 22, 23, and 24 of the interlayer connection via V11 is four and is equally divided into four. The quadrant structure has a gap on the radius line of the hole 11 at every 90 degrees. One of the four interlayer connection conductors is connected between one signal line S1 forming a differential signal line by one interlayer connection conductor 21 and the other signal forming a differential signal line by another one interlayer connection conductor 23. The line S2 is connected between layers, and the ground conductor is connected between the other two interlayer connection conductors 22 and 24.
The four interlayer connection conductors 21, 22, 23, and 24 are connected to one signal line (21), the ground conductor (22), the other signal line (23), and the ground conductor (24) in the circumferential direction of the hole 11. Are assigned in order.
In the interlayer connection via V11, each signal line S1, S2 (21, 23) is adjacent to the two ground connection conductors 22, 24 in the circumferential direction of the hole 11, and the signal lines S1, S2 (21, 23). Each has a structure facing each other via the hole 11.

以上の構造の多層印刷配線板1Aによれば、1つのホール11に形成された複合型の層間接続ビアV11により、差動信号線を構成する2つの信号線と2つのグラウンド配線の計4配線を層間接続することができる。そのため、ビア形成用のホール数の減縮(ビアの占有面積の減縮)を図ることができる。また、差動信号配線同士や信号線とグラウンド導体との間隙を層間接続区間においても適度に小さく保つことができ、伝送特性を向上することができる。   According to the multilayer printed wiring board 1A having the above structure, a total of four wirings of two signal lines and two ground wirings constituting a differential signal line are formed by the composite interlayer connection via V11 formed in one hole 11. Can be connected between layers. Therefore, reduction of the number of holes for via formation (reduction of the area occupied by vias) can be achieved. Further, the gap between the differential signal wirings or between the signal line and the ground conductor can be kept appropriately small even in the interlayer connection section, and the transmission characteristics can be improved.

〔実施形態2〕
実施形態2に係る多層印刷配線板1Bにつき説明する。上記実施形態1にあっては、1ホールに設けられる層間接続導体の数を4としたが、これに対し実施形態2に係る多層印刷配線板1Bは、1ホールに設けられる層間接続導体の数を2とした層間接続ビアV12を適用したものである。
図3(a)に示すように層間接続ビアV12の層間接続導体31,32は、その数が2で、2等分とされている。2等分の構造は、ホール11の180度ごとの半径線上に間隙を設けたものである。2の層間接続導体31,32のうち1の層間接続導体31により差動信号線を構成する一方の信号線S1が層間接続され、他の1の層間接続導体32により差動信号線を構成する他方の信号線S2が層間接続されている。
他のホールに設けられた他の層間接続ビアV13の層間接続導体33によりグラウンド導体が層間接続されている。グラウンド用の層間接続導体33を、差動信号用の2の層間接続導体31,32と等距離に配置した構造である。
また、層間接続ビアV12において、信号線S1,S2(31,32)同士はホール11の周方向に互いに両側で隣接し、ホール11を介して対向した構造とされている。
なお、1ホール1導体型の2つのグラウンド用の層間接続ビアを設け、一方を層間接続導体31に近接配置し、他方を層間接続導体32に近接配置した計3つの層間接続ビアからなる構造を実施してもよい。
[Embodiment 2]
A multilayer printed wiring board 1B according to Embodiment 2 will be described. In the first embodiment, the number of interlayer connection conductors provided in one hole is four. On the other hand, in the multilayer printed wiring board 1B according to the second embodiment, the number of interlayer connection conductors provided in one hole is reduced. In this example, an interlayer connection via V12 having a value of 2 is applied.
As shown in FIG. 3A, the number of the interlayer connection conductors 31 and 32 of the interlayer connection via V12 is two and is equally divided into two. In the bisecting structure, a gap is provided on the radius line of the hole 11 every 180 degrees. One of the two interlayer connection conductors 31, 32 is connected to one signal line S1 constituting a differential signal line by one interlayer connection conductor 31, and the other is a differential signal line by one interlayer connection conductor 32. The other signal line S2 is connected between layers.
A ground conductor is connected between layers by an interlayer connection conductor 33 of another interlayer connection via V13 provided in another hole. This is a structure in which the interlayer connection conductor 33 for ground is arranged at the same distance from the two interlayer connection conductors 31 and 32 for differential signals.
Further, in the interlayer connection via V12, the signal lines S1, S2 (31, 32) are adjacent to each other on both sides in the circumferential direction of the hole 11 and face each other via the hole 11.
It should be noted that there is provided a structure including a total of three interlayer connection vias in which two 1-hole, 1-conductor type interlayer connection vias for ground are provided, one of which is arranged close to the interlayer connection conductor 31 and the other is arranged close to the interlayer connection conductor 32. May be implemented.

以上の構造の多層印刷配線板1Bによっても、1つのホール11に形成された複合型の層間接続ビアV12により、差動信号線を構成する2つの信号線を層間接続することができる。そのため、ビア形成用のホール数の減縮(ビアの占有面積の減縮)を図ることができる。また、差動信号配線同士の間隙を層間接続区間においても適度に小さく保つことができ、伝送特性を向上することができる。
上記実施形態1に比較すると、差動信号及びグラウンドのために使用するビア形成用のホール数は多くなるものの、2の層間接続導体31,32の間にグラウンド用の層間接続導体が介在せず、信号線S1,S2同士はホール11の周方向に互いに隣接するので、配線層での配線ピッチを保ったビアへの接続がしやすくなる。
Also with the multilayer printed wiring board 1B having the above structure, two signal lines constituting the differential signal line can be connected between layers by the composite type interlayer connection via V12 formed in one hole 11. Therefore, reduction of the number of holes for via formation (reduction of the area occupied by vias) can be achieved. Further, the gap between the differential signal wirings can be kept appropriately small even in the interlayer connection section, and the transmission characteristics can be improved.
Compared with the first embodiment, although the number of holes for forming vias used for differential signals and ground is increased, no interlayer connection conductor for ground is interposed between the two interlayer connection conductors 31 and 32. Since the signal lines S1 and S2 are adjacent to each other in the circumferential direction of the hole 11, it is easy to connect to the via while maintaining the wiring pitch in the wiring layer.

〔実施形態3〕
実施形態3に係る多層印刷配線板1Cにつき説明する。上記実施形態1にあっては、1ホールに設けられる層間接続導体の数を4としたが、これに対し実施形態3に係る多層印刷配線板1Cは、1ホールに設けられる層間接続導体の数を3とした層間接続ビアV14を適用したものである。
図3(b)に示すように層間接続ビアV14の層間接続導体41,42,43は、その数が3で、3等分とされている。3等分の構造は、ホール11の120度ごとの半径線上に間隙を設けたものである。
3の層間接続導体41,42,43のうち1の層間接続導体41により差動信号線を構成する一方の信号線S1が層間接続され、他の1の層間接続導体43により差動信号線を構成する他方の信号線S2が層間接続され、残りの1の層間接続導体42によりグラウンド導体が層間接続されている構造である。
また、層間接続ビアV14において、信号線S1,S2(41,43)同士はホール11の周方向に互いに片側が隣接し、他方側はグラウンド用の層間接続導体42に隣接する構造とされている。
[Embodiment 3]
A multilayer printed wiring board 1C according to Embodiment 3 will be described. In the first embodiment, the number of interlayer connection conductors provided in one hole is set to four. On the other hand, in the multilayer printed wiring board 1C according to the third embodiment, the number of interlayer connection conductors provided in one hole is reduced. In this example, an interlayer connection via V14 having a value of 3 is applied.
As shown in FIG. 3 (b), the number of the interlayer connection conductors 41, 42, 43 of the interlayer connection via V14 is 3, which is equally divided into three. In the structure of three equal parts, a gap is provided on the radius line of the hole 11 every 120 degrees.
One of the three interlayer connection conductors 41, 42, and 43 connects one signal line S <b> 1 constituting a differential signal line between the interlayer connection conductors 41 and another one interlayer connection conductor 43 connects the differential signal line. In this structure, the other signal line S2 is connected between layers, and the ground conductor is connected between layers by the remaining one interlayer connection conductor.
In the interlayer connection via V14, one side of the signal lines S1 and S2 (41, 43) is adjacent to each other in the circumferential direction of the hole 11, and the other side is adjacent to the interlayer connection conductor 42 for ground. .

以上の構造の多層印刷配線板1Cによっても、1つのホール11に形成された複合型の層間接続ビアV14により、差動信号線を構成する2つの信号線と1つのグラウンド配線の計3配線を層間接続することができる。そのため、ビア形成用のホール数の減縮(ビアの占有面積の減縮)を図ることができる。また、差動信号配線同士や信号線とグラウンド導体との間隙を層間接続区間においても適度に小さく保つことができ、伝送特性を向上することができる。
上記実施形態1に比較すると、グラウンド接続のために使用する層間接続導体の数が2から1となるものの、層間接続導体41の片側と、層間接続導体43の片側とはグラウンド用の層間接続導体42を介さずに隣接するから、上記実施形態2と同様に配線層での配線ピッチを保ったビアへの接続がしやすくなる。
上記実施形態2に比較すると、ビア形成用のホール数の減縮(ビアの占有面積の減縮)を図ることができる。
Also with the multilayer printed wiring board 1C having the above structure, a total of three wirings of two signal lines constituting a differential signal line and one ground wiring are formed by the composite type interlayer connection via V14 formed in one hole 11. It can be connected between layers. Therefore, reduction of the number of holes for via formation (reduction of the area occupied by vias) can be achieved. Further, the gap between the differential signal wirings or between the signal line and the ground conductor can be kept appropriately small even in the interlayer connection section, and the transmission characteristics can be improved.
Compared to the first embodiment, although the number of interlayer connection conductors used for ground connection is changed from 2 to 1, one side of the interlayer connection conductor 41 and one side of the interlayer connection conductor 43 are connected to the ground interlayer connection conductor. Since they are adjacent to each other without the intermediary of 42, it is easy to connect to vias while maintaining the wiring pitch in the wiring layer as in the second embodiment.
Compared to the second embodiment, it is possible to reduce the number of holes for forming vias (reduce the area occupied by vias).

〔実施形態4〕
実施形態4に係る多層印刷配線板1Dにつき説明する。上記実施形態3にあっては、1ホールに設けられる層間接続導体を120度ごとの半径線により3等分したが、これに対し実施形態4に係る多層印刷配線板1Dは、T字状の線で分け、グラウンド用の層間接続導体52を他より大きくした層間接続ビアV15を適用したものである。
図3(c)に示すように層間接続ビアV15の層間接続導体51,52,53は、その数が3とされている。ホール11の軸方向に見て、3の層間接続導体51,52,53を構成する層間接続導体同士を隔絶する間隙が、ホール11を渡る直線54上と、当該直線54上のホール11内の点55から片側に直線54に対して垂直に延びる半直線56上に設けられている。点55とホール11の中心が一致することで、グラウンド用の層間接続導体52が他の層間接続導体51,53より大きくされているとともに、信号用の層間接続導体51,53同士が同じ大きさとされている。
3の層間接続導体51,52,53のうち1の層間接続導体51により差動信号線を構成する一方の信号線S1が層間接続され、他の1の層間接続導体53により差動信号線を構成する他方の信号線S2が層間接続され、残りの1の層間接続導体52によりグラウンド導体が層間接続されている構造である。
また、層間接続ビアV15において、信号線S1,S2(51,53)同士はホール11の周方向に互いに片側が隣接し、他方側はグラウンド用の層間接続導体42に隣接する構造とされている。
[Embodiment 4]
A multilayer printed wiring board 1D according to Embodiment 4 will be described. In the third embodiment, the interlayer connection conductor provided in one hole is divided into three equal parts by radius lines every 120 degrees. On the other hand, the multilayer printed wiring board 1D according to the fourth embodiment has a T-shaped An interlayer connection via V15, which is divided by a line and has a larger interlayer connection conductor 52 for ground than the others, is applied.
As shown in FIG. 3C, the number of interlayer connection conductors 51, 52, 53 of the interlayer connection via V15 is three. When viewed in the axial direction of the hole 11, a gap separating the interlayer connection conductors forming the three interlayer connection conductors 51, 52, and 53 is formed on the straight line 54 passing through the hole 11 and in the hole 11 on the straight line 54. It is provided on a half line 56 extending from the point 55 to one side perpendicular to the straight line 54. Since the point 55 and the center of the hole 11 coincide with each other, the interlayer connection conductor 52 for ground is made larger than the other interlayer connection conductors 51 and 53, and the interlayer connection conductors 51 and 53 for signal have the same size. Have been.
One of the three interlayer connection conductors 51, 52, 53 is connected between one signal line S <b> 1 constituting a differential signal line by one interlayer connection conductor 51, and is connected to another differential signal line by another one interlayer connection conductor 53. In this structure, the other signal line S2 is connected between layers, and a ground conductor is connected between layers by the remaining one interlayer connection conductor 52.
In the interlayer connection via V15, one side of the signal lines S1 and S2 (51, 53) is adjacent to each other in the circumferential direction of the hole 11, and the other side is adjacent to the interlayer connection conductor 42 for ground. .

以上の構造の多層印刷配線板1Dによっても、1つのホール11に形成された複合型の層間接続ビアV15により、差動信号線を構成する2つの信号線と1つのグラウンド配線の計3配線を層間接続することができる。そのため、ビア形成用のホール数の減縮(ビアの占有面積の減縮)を図ることができる。また、差動信号配線同士や信号線とグラウンド導体との間隙を層間接続区間においても適度に小さく保つことができ、伝送特性を向上することができる。
上記実施形態1に比較すると、グラウンド接続のために使用する層間接続導体の数が2から1となるものの、層間接続導体41の片側と、層間接続導体43の片側とはグラウンド用の層間接続導体42を介さずに隣接するから、上記実施形態2と同様に配線層での配線ピッチを保ったビアへの接続がしやすくなる。
上記実施形態2に比較すると、ビア形成用のホール数の減縮(ビアの占有面積の減縮)を図ることができる。
上記実施形態3に比較すると、導体を隔絶する空隙を縦横のラインのみで形成できるので精度よく製造することが容易である。グラウンド用の層間接続導体52を大きくすることができ層間接続区間においてグラウンド導体の断面積を比較的大きく確保することができる。
Also with the multilayer printed wiring board 1D having the above structure, a total of three wirings of two signal lines constituting a differential signal line and one ground wiring are formed by the composite type interlayer connection via V15 formed in one hole 11. It can be connected between layers. Therefore, reduction of the number of holes for via formation (reduction of the area occupied by vias) can be achieved. Further, the gap between the differential signal wirings or between the signal line and the ground conductor can be kept appropriately small even in the interlayer connection section, and the transmission characteristics can be improved.
Compared to the first embodiment, although the number of interlayer connection conductors used for ground connection is changed from 2 to 1, one side of the interlayer connection conductor 41 and one side of the interlayer connection conductor 43 are connected to the ground interlayer connection conductor. Since they are adjacent to each other without the intermediary of 42, it is easy to connect to vias while maintaining the wiring pitch in the wiring layer as in the second embodiment.
Compared to the second embodiment, it is possible to reduce the number of holes for forming vias (reduce the area occupied by vias).
Compared to the third embodiment, the gap separating the conductor can be formed only by the vertical and horizontal lines, so that it is easy to manufacture with high accuracy. The interlayer connection conductor 52 for ground can be enlarged, and a relatively large cross-sectional area of the ground conductor can be secured in the interlayer connection section.

〔シミュレーション〕
ここで、比較例と実施例との差動インピーダンスの比較を開示する。
比較例は、図18に示した従来例に準じたものであり、実施例は上記実施形態1に準じたものである。対応する要素に同符号を付す。
〔simulation〕
Here, a comparison of the differential impedance between the comparative example and the embodiment will be disclosed.
The comparative example is based on the conventional example shown in FIG. 18, and the example is based on the first embodiment. Corresponding elements have the same reference characters.

比較例の構造を示した斜視図を図4に示す。図5には比較例のビア形状を、接続ランドの外径、ホール径、ホール内周面の導体めっき厚を含めて示す(単位はすべてmm)。比較例に関し各配線層L1−L4の平面図を図6から図9に示す。
実施例の構造を示した斜視図を図10に示す。図11には実施例のビア形状を、接続ランドの外径、ホール径、ホール内周面の導体めっき厚、間隙寸法等を含めて示す(単位はすべてmm)。実施例に関し各配線層L1−L4の平面図を図12から図15に示す。
FIG. 4 is a perspective view showing the structure of the comparative example. FIG. 5 shows the via shape of the comparative example including the outer diameter of the connection land, the hole diameter, and the thickness of the conductor plating on the inner peripheral surface of the hole (all units are mm). FIGS. 6 to 9 show plan views of the wiring layers L1 to L4 in the comparative example.
FIG. 10 is a perspective view showing the structure of the embodiment. FIG. 11 shows the via shape of the embodiment, including the outer diameter of the connection land, the hole diameter, the thickness of the conductor plating on the inner peripheral surface of the hole, the gap size, and the like (all units are mm). FIGS. 12 to 15 show plan views of the wiring layers L1 to L4 according to the embodiment.

図16に比較例と実施例とで共通の断面構造を示す。各構成材料の物性値は以下の通りである。
Cu:導電率=5.8e+07[S/m](L1層、L2層、L3層、L4層共通)
FR−4:比誘電率=4.6、誘電正接=0.016
SR:比誘電率=4.3、誘電正接=0.021
なお、FR−4はガラス布基材エポキシ樹脂であり、SRはソルダーレジストである。
さらに比較例及び実施例の共通条件として、配線層L1、L4上での差動信号線S1,S2の差動インピーダンスは100〔Ω〕、配線幅は0.175〔mm〕、配線間隙は0.2〔mm〕である。
FIG. 16 shows a cross-sectional structure common to the comparative example and the example. The physical properties of each constituent material are as follows.
Cu: conductivity = 5.8e + 07 [S / m] (common to L1, L2, L3, and L4 layers)
FR-4: relative permittivity = 4.6, dielectric loss tangent = 0.016
SR: relative dielectric constant = 4.3, dielectric loss tangent = 0.021
Note that FR-4 is a glass cloth base epoxy resin, and SR is a solder resist.
Further, as common conditions of the comparative example and the example, the differential impedance of the differential signal lines S1 and S2 on the wiring layers L1 and L4 is 100 [Ω], the wiring width is 0.175 [mm], and the wiring gap is 0. 2 [mm].

図17に差動インピーダンスの比較結果を示す。
図17中の破線グラフは比較例に関するものであり、実線グラフは実施例に関するものである。
比較例では、6回のピークを折り返すほどに振動する。これに対し実施例では3回ほどのピークで収まっている。また、実施例では比較例に対して振幅が小さく抑えられている。
すなわち、実施例は、比較例より優れたインピーダンス変動幅(上下の変動幅)となっている。
さらに、実施例は比較例よりインピーダンス変動の回数(上下に波打つ回数)が少なく、比較例より信号の反射が少ない(波打つタイミングで、信号の反射が起きるため)。
以上により、実施例は比較例より優れた伝送特性であることが確認できた。
FIG. 17 shows a comparison result of the differential impedance.
The broken line graph in FIG. 17 relates to the comparative example, and the solid line graph relates to the example.
In the comparative example, the vibration oscillates so as to return six peaks. On the other hand, in the example, the peak falls about three times. In the embodiment, the amplitude is suppressed to be smaller than that of the comparative example.
That is, the embodiment has an impedance variation width (up and down variation width) that is superior to the comparative example.
Furthermore, in the example, the number of times of impedance fluctuation (number of times of undulation) is smaller than that of the comparative example, and signal reflection is less than that of the comparative example (because signal reflection occurs at the timing of undulation).
From the above, it was confirmed that the example had better transmission characteristics than the comparative example.

〔まとめ、その他〕
以上説明したように本実施形態の多層印刷配線板によれば、差動信号線S1,S2の層間接続のための層間接続ビアを1つのホール11に複数の層間接続導体が設けられたものに減縮することができ、さらには共通のホール11による層間接続ビアにグラウンド導体も配線することができ、ビア形成用ホール数の減縮(ビアの占有面積の減縮)を図ることができる。また、差動信号配線同士や信号線とグラウンド導体との間隙を層間接続区間においても適度に小さく保つことができ、伝送特性を向上することができる。
以上の実施形態にあっては、4層L1−L4のみを示したが、4層L1−L4の上または下、さらにはその両方に隣接する絶縁層、配線層等を有していてもよい。その場合、上記ホール11は、隣接する層によって閉塞されていてもよい。また上記ホール11を絶縁材料等により埋めることは可能である。
[Summary, other]
As described above, according to the multilayer printed wiring board of the present embodiment, the interlayer connection via for interlayer connection between the differential signal lines S1 and S2 is changed to one in which a plurality of interlayer connection conductors are provided in one hole 11. It is possible to reduce the size, and furthermore, a ground conductor can also be wired to the interlayer connection via formed by the common hole 11, so that the number of holes for forming vias (reduction of the area occupied by the vias) can be reduced. Further, the gap between the differential signal wirings or between the signal line and the ground conductor can be kept appropriately small even in the interlayer connection section, and the transmission characteristics can be improved.
In the above embodiment, only the four layers L1 to L4 are shown, but an insulating layer, a wiring layer, or the like adjacent to, above, or below the four layers L1 to L4, or both may be provided. . In that case, the hole 11 may be closed by an adjacent layer. Further, it is possible to fill the hole 11 with an insulating material or the like.

1 多層印刷配線板
1A 多層印刷配線板
1B 多層印刷配線板
1C 多層印刷配線板
1D 多層印刷配線板
11 ホール
21,22,23,24 層間接続導体
31,32 層間接続導体
33 層間接続導体
41,42,43 層間接続導体
51,52,53 層間接続導体
E 電源ベタパターン
G グラウンドベタパターン
L1 信号配線層
L2 電源層
L3 グラウンド層
L4 信号配線層
S1,S2 差動信号線
REFERENCE SIGNS LIST 1 multilayer printed wiring board 1A multilayer printed wiring board 1B multilayer printed wiring board 1C multilayer printed wiring board 1D multilayer printed wiring board 11 holes 21, 22, 23, 24 interlayer connection conductors 31, 32 interlayer connection conductor 33 interlayer connection conductors 41, 42 , 43 Interlayer connection conductors 51, 52, 53 Interlayer connection conductor E Power solid pattern G Ground solid pattern L1 Signal wiring layer L2 Power layer L3 Ground layer L4 Signal wiring layer S1, S2 Differential signal line

Claims (6)

絶縁層を介して複数の配線層を形成した多層印刷配線板であって、
一の配線層と他の配線層に差動信号線が形成され、
前記一の配線層と前記他の配線層との間の層を貫通する1つのホールの内周面に周方向に間隙を介して隔絶された2以上の層間接続導体が設けられ、
前記2以上の層間接続導体のうち1つの層間接続導体により前記差動信号線を構成する一方の信号線が層間接続され、他の1つの層間接続導体により前記差動信号線を構成する他方の信号線が層間接続された多層印刷配線板。
A multilayer printed wiring board formed with a plurality of wiring layers via an insulating layer,
Differential signal lines are formed in one wiring layer and another wiring layer,
Two or more interlayer connection conductors are provided on an inner peripheral surface of one hole penetrating a layer between the one wiring layer and the another wiring layer, the two or more interlayer connection conductors being separated by a gap in a circumferential direction.
One of the two or more interlayer connection conductors is connected to one signal line constituting the differential signal line by one interlayer connection conductor, and the other signal line is constituted by the other one of the interlayer connection conductors to constitute the differential signal line. A multilayer printed wiring board in which signal lines are connected between layers.
前記2以上の層間接続導体の数が3とされ、
3の層間接続導体のうち1の層間接続導体により前記差動信号線を構成する一方の信号線が層間接続され、他の1の層間接続導体により前記差動信号線を構成する他方の信号線が層間接続され、残りの1の層間接続導体によりグラウンド導体が層間接続された請求項1に記載の多層印刷配線板。
The number of the two or more interlayer connection conductors is three,
One of the three interlayer connection conductors connects one signal line constituting the differential signal line by one interlayer connection conductor, and the other signal line constitutes the differential signal line by another one interlayer connection conductor. 2. The multilayer printed wiring board according to claim 1, wherein the layers are connected between layers, and the ground conductor is connected between layers by the remaining one interlayer connection conductor.
前記ホールの軸方向に見て、前記3の層間接続導体を構成する層間接続導体同士を隔絶する間隙が、前記ホールを渡る直線上と、当該直線上の前記ホール内の点から片側に当該直線に対して垂直に延びる半直線上に設けられている請求項2に記載の多層印刷配線板。 When viewed in the axial direction of the hole, a gap separating the interlayer connection conductors constituting the three interlayer connection conductors is formed on a straight line passing through the hole and on one side from a point in the hole on the straight line. 3. The multilayer printed wiring board according to claim 2, wherein the multilayer printed wiring board is provided on a semi-linear line extending perpendicularly to the printed circuit board. 前記2以上の層間接続導体の数が4とされ、
4の層間接続導体のうち1の層間接続導体により前記差動信号線を構成する一方の信号線が層間接続され、他の1の層間接続導体により前記差動信号線を構成する他方の信号線が層間接続され、残りの2の層間接続導体によりグラウンド導体が層間接続された請求項1に記載の多層印刷配線板。
The number of the two or more interlayer connection conductors is four,
One of the four interlayer connection conductors is connected to one of the signal lines constituting the differential signal line by one interlayer connection conductor, and the other signal line is constituted by the other one of the interlayer connection conductors to constitute the differential signal line. The multilayer printed wiring board according to claim 1, wherein the layers are connected between layers, and the ground conductors are connected between layers by the remaining two interlayer connection conductors.
前記4の層間接続導体は、前記ホールの周方向に一方の信号線、グラウンド導体、他方の信号線、グラウンド導体の順で割り当てられている請求項4に記載の多層印刷配線板。 The multilayer printed wiring board according to claim 4, wherein the four interlayer connection conductors are assigned in the circumferential direction of the hole in the order of one signal line, a ground conductor, the other signal line, and a ground conductor. 前記4の層間接続導体は、前記ホールの周方向に4等分されている請求項4又は請求項5に記載の多層印刷配線板。 The multilayer printed wiring board according to claim 4, wherein the four interlayer connection conductors are equally divided into four parts in the circumferential direction of the hole.
JP2018159921A 2018-08-29 2018-08-29 Multi-layer printed wiring board Active JP7071244B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2018159921A JP7071244B2 (en) 2018-08-29 2018-08-29 Multi-layer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2018159921A JP7071244B2 (en) 2018-08-29 2018-08-29 Multi-layer printed wiring board

Publications (2)

Publication Number Publication Date
JP2020035839A true JP2020035839A (en) 2020-03-05
JP7071244B2 JP7071244B2 (en) 2022-05-18

Family

ID=69668588

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018159921A Active JP7071244B2 (en) 2018-08-29 2018-08-29 Multi-layer printed wiring board

Country Status (1)

Country Link
JP (1) JP7071244B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11832383B1 (en) 2022-07-13 2023-11-28 Western Digital Technologies, Inc. Shared vias for differential pair trace routing

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000216513A (en) * 1999-01-22 2000-08-04 Hitachi Ltd Wiring board and manufacturing method using the same
WO2014128892A1 (en) * 2013-02-21 2014-08-28 株式会社Pfu Printed circuit board and production method for printed circuit board

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005064028A (en) 2003-08-12 2005-03-10 Ngk Spark Plug Co Ltd Wiring board
JP4921817B2 (en) 2006-03-22 2012-04-25 アイカ工業株式会社 Multilayer printed wiring board
US20110203843A1 (en) 2006-10-13 2011-08-25 Taras Kushta Multilayer substrate
JP2012129350A (en) 2010-12-15 2012-07-05 Hitachi Ltd Multilayer printed board

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000216513A (en) * 1999-01-22 2000-08-04 Hitachi Ltd Wiring board and manufacturing method using the same
WO2014128892A1 (en) * 2013-02-21 2014-08-28 株式会社Pfu Printed circuit board and production method for printed circuit board

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11832383B1 (en) 2022-07-13 2023-11-28 Western Digital Technologies, Inc. Shared vias for differential pair trace routing
WO2024015160A1 (en) * 2022-07-13 2024-01-18 Western Digital Technologies, Inc. Shared vias for differential pair trace routing

Also Published As

Publication number Publication date
JP7071244B2 (en) 2022-05-18

Similar Documents

Publication Publication Date Title
US8952264B2 (en) Printed circuit board
JP2010027654A (en) Wiring board, method of forming via in wiring board, and method of manufacturing wiring board
KR20120125675A (en) Concentric vias in electronic substrate
KR900000508B1 (en) Multilayer printed circuit board
JP6810001B2 (en) High frequency transmission line
JP6461871B2 (en) converter
JP2007250818A (en) Circuit board
US7329818B2 (en) Transmission circuit board
JP2008244703A (en) Differential signal line
JP2020035839A (en) Multilayer printed wiring board
JP2007207997A (en) Circuit board
JP2001144451A (en) Laminated wiring board
JPH06181389A (en) Multilayer printed-wiring board
US9661741B2 (en) Printed wiring board
JP2003178827A (en) Mulch connector for high speed communication device and mounting method thereof on printed circuit board
US10511076B2 (en) RF coupler including vertically stacked coupling sections having conductive layers disposed between the coupling sections and the coupler including a surrounding electric shield
US9668362B2 (en) Multilayer printed circuit board and method of manufacturing the same
JP4964090B2 (en) Differential signal transmission wiring board
JP6222747B2 (en) Circuit structure
JP2019096929A (en) High frequency transmission line
JP7525417B2 (en) Printed Wiring Boards
US10842018B2 (en) Interlayer transmission line
JP2024130241A (en) Circuit Board
JP2006294944A (en) Circuit board
JP2006032513A (en) Circuit board and electronic device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20210112

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20211028

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20211116

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220114

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220419

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220506

R150 Certificate of patent or registration of utility model

Ref document number: 7071244

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150