JP2018533137A5 - - Google Patents

Download PDF

Info

Publication number
JP2018533137A5
JP2018533137A5 JP2018515930A JP2018515930A JP2018533137A5 JP 2018533137 A5 JP2018533137 A5 JP 2018533137A5 JP 2018515930 A JP2018515930 A JP 2018515930A JP 2018515930 A JP2018515930 A JP 2018515930A JP 2018533137 A5 JP2018533137 A5 JP 2018533137A5
Authority
JP
Japan
Prior art keywords
gpu
commands
primitives
execution
graphics pipeline
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2018515930A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018533137A (ja
Filing date
Publication date
Priority claimed from US15/013,714 external-priority patent/US9842376B2/en
Application filed filed Critical
Publication of JP2018533137A publication Critical patent/JP2018533137A/ja
Publication of JP2018533137A5 publication Critical patent/JP2018533137A5/ja
Pending legal-status Critical Current

Links

JP2018515930A 2015-09-29 2016-07-08 ピクセルタイルレベルグラニュラリティをもつグラフィックス処理ユニットプリエンプション Pending JP2018533137A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201562234355P 2015-09-29 2015-09-29
US62/234,355 2015-09-29
US15/013,714 US9842376B2 (en) 2015-09-29 2016-02-02 Graphics processing unit preemption with pixel tile level granularity
US15/013,714 2016-02-02
PCT/US2016/041525 WO2017058331A1 (en) 2015-09-29 2016-07-08 Graphics processing unit preemption with pixel tile level granularity

Publications (2)

Publication Number Publication Date
JP2018533137A JP2018533137A (ja) 2018-11-08
JP2018533137A5 true JP2018533137A5 (enExample) 2019-07-25

Family

ID=58409688

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018515930A Pending JP2018533137A (ja) 2015-09-29 2016-07-08 ピクセルタイルレベルグラニュラリティをもつグラフィックス処理ユニットプリエンプション

Country Status (7)

Country Link
US (1) US9842376B2 (enExample)
EP (1) EP3357034B1 (enExample)
JP (1) JP2018533137A (enExample)
KR (1) KR20180059892A (enExample)
CN (1) CN108140233B (enExample)
BR (1) BR112018006349A2 (enExample)
WO (1) WO2017058331A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10338953B2 (en) * 2016-03-18 2019-07-02 Intel Corporation Facilitating execution-aware hybrid preemption for execution of tasks in computing environments
US10460513B2 (en) 2016-09-22 2019-10-29 Advanced Micro Devices, Inc. Combined world-space pipeline shader stages
US11609791B2 (en) 2017-11-30 2023-03-21 Advanced Micro Devices, Inc. Precise suspend and resume of workloads in a processing unit
CN108121566A (zh) * 2017-12-06 2018-06-05 中国航空工业集团公司西安航空计算技术研究所 一种图形指令解析设计方法
CN109683966A (zh) * 2018-12-12 2019-04-26 中国航空工业集团公司西安航空计算技术研究所 一种面向设备优化的OpenGL驱动实现方法
US10748239B1 (en) 2019-03-01 2020-08-18 Qualcomm Incorporated Methods and apparatus for GPU context register management
US12026799B2 (en) 2021-03-19 2024-07-02 Samsung Electronics Co., Ltd. Method and apparatus for software based preemption using two-level binning to improve forward progress of preempted workloads
US20230205602A1 (en) * 2021-12-28 2023-06-29 Advanced Micro Devices, Inc. Priority inversion mitigation
US12406425B2 (en) 2022-08-24 2025-09-02 Advanced Micro Devices, Inc. Vertex index routing for two level primitive batch binning

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8139070B1 (en) * 2007-10-03 2012-03-20 Matrox Graphics, Inc. Systems for and methods of context switching in a graphics processing system
US9727385B2 (en) * 2011-07-18 2017-08-08 Apple Inc. Graphical processing unit (GPU) implementing a plurality of virtual GPUs
US9652282B2 (en) * 2011-11-08 2017-05-16 Nvidia Corporation Software-assisted instruction level execution preemption
US8572573B2 (en) * 2012-03-09 2013-10-29 Nvidia Corporation Methods and apparatus for interactive debugging on a non-preemptible graphics processing unit
US10559123B2 (en) * 2012-04-04 2020-02-11 Qualcomm Incorporated Patched shading in graphics processing
US10002021B2 (en) * 2012-07-20 2018-06-19 Qualcomm Incorporated Deferred preemption techniques for scheduling graphics processing unit command streams
US8963933B2 (en) * 2012-07-23 2015-02-24 Advanced Micro Devices, Inc. Method for urgency-based preemption of a process
US10095526B2 (en) 2012-10-12 2018-10-09 Nvidia Corporation Technique for improving performance in multi-threaded processing units
US9710874B2 (en) 2012-12-27 2017-07-18 Nvidia Corporation Mid-primitive graphics execution preemption
US9230518B2 (en) 2013-09-10 2016-01-05 Qualcomm Incorporated Fault-tolerant preemption mechanism at arbitrary control points for graphics processing
US9280845B2 (en) 2013-12-27 2016-03-08 Qualcomm Incorporated Optimized multi-pass rendering on tiled base architectures
US9396032B2 (en) * 2014-03-27 2016-07-19 Intel Corporation Priority based context preemption

Similar Documents

Publication Publication Date Title
JP2018533137A5 (enExample)
JP5837221B2 (ja) タイルベースのレンダリングにおけるテッセレーション
KR102636250B1 (ko) 그래픽 처리 시스템
CN105518742B (zh) 用于图形处理的任意控制点处的容错抢占机制
US9087410B2 (en) Rendering graphics data using visibility information
KR101635334B1 (ko) 대칭적 에지 스플릿팅에 의한 표면 테셀레이션
CN111066066B (zh) 可变比率着色
US9082204B2 (en) Storage structures for stitching primitives in graphics processing
JP2015529860A5 (enExample)
KR102006584B1 (ko) 레이트 심도 테스팅과 컨서버티브 심도 테스팅 간의 동적 스위칭
CN106355544B (zh) 处理单元、在处理单元中进行处理操作的方法
US9842376B2 (en) Graphics processing unit preemption with pixel tile level granularity
JP2019509555A5 (enExample)
KR101670958B1 (ko) 이기종 멀티코어 환경에서의 데이터 처리 방법 및 장치
US11741653B2 (en) Overlapping visibility and render passes for same frame
KR20200084000A (ko) 처리 유닛에서 작업로드의 정확한 일시 중지 및 재개
US20190005604A1 (en) Bin streamout preemption in a graphics processing pipeline
CN111080505B (zh) 一种提高图元装配效率的方法、装置及计算机存储介质
CN101216932A (zh) 图形处理装置、单元与执行三角形配置、属性配置的方法
US11551398B2 (en) Light volume rendering
US9183662B1 (en) System and method for enabling scene program functionality
US10832465B2 (en) Use of workgroups in pixel shader
US10062140B2 (en) Graphics processing systems
TWI765574B (zh) 圖形系統和相應地圖形處理方法
KR102675870B1 (ko) 깊이 컬링을 지연호출하기 위한 셰이더 코어 명령