|
JP3644959B2
(ja)
|
1992-09-29 |
2005-05-11 |
セイコーエプソン株式会社 |
マイクロプロセッサシステム
|
|
US5555432A
(en)
*
|
1994-08-19 |
1996-09-10 |
Intel Corporation |
Circuit and method for scheduling instructions by predicting future availability of resources required for execution
|
|
US5813037A
(en)
*
|
1995-03-30 |
1998-09-22 |
Intel Corporation |
Multi-port register file for a reservation station including a pair of interleaved storage cells with shared write data lines and a capacitance isolation mechanism
|
|
JP3449186B2
(ja)
|
1997-08-19 |
2003-09-22 |
富士通株式会社 |
パイプラインバイパス機能を有するデータ処理装置
|
|
US6026479A
(en)
*
|
1998-04-22 |
2000-02-15 |
Hewlett-Packard Company |
Apparatus and method for efficient switching of CPU mode between regions of high instruction level parallism and low instruction level parallism in computer programs
|
|
EP1050800A1
(en)
|
1999-05-03 |
2000-11-08 |
STMicroelectronics SA |
A pipelined execution unit
|
|
US6862677B1
(en)
*
|
2000-02-16 |
2005-03-01 |
Koninklijke Philips Electronics N.V. |
System and method for eliminating write back to register using dead field indicator
|
|
EP1199629A1
(en)
|
2000-10-17 |
2002-04-24 |
STMicroelectronics S.r.l. |
Processor architecture with variable-stage pipeline
|
|
US6925639B2
(en)
|
2001-02-23 |
2005-08-02 |
Microsoft Corporation |
Method and system for register allocation
|
|
JP2002333978A
(ja)
*
|
2001-05-08 |
2002-11-22 |
Nec Corp |
Ｖｌｉｗ型プロセッサ
|
|
US20040044881A1
(en)
*
|
2002-08-28 |
2004-03-04 |
Sun Microsystems, Inc. |
Method and system for early speculative store-load bypass
|
|
US7484075B2
(en)
|
2002-12-16 |
2009-01-27 |
International Business Machines Corporation |
Method and apparatus for providing fast remote register access in a clustered VLIW processor using partitioned register files
|
|
US7493609B2
(en)
|
2004-08-30 |
2009-02-17 |
International Business Machines Corporation |
Method and apparatus for automatic second-order predictive commoning
|
|
US20060224864A1
(en)
|
2005-03-31 |
2006-10-05 |
Dement Jonathan J |
System and method for handling multi-cycle non-pipelined instruction sequencing
|
|
JP4771079B2
(ja)
|
2006-07-03 |
2011-09-14 |
日本電気株式会社 |
Ｖｌｉｗ型プロセッサ
|
|
US8141062B2
(en)
|
2007-01-31 |
2012-03-20 |
Hewlett-Packard Development Company, L.P. |
Replacing a variable in a use of the variable with a variant of the variable
|
|
US8266411B2
(en)
|
2009-02-05 |
2012-09-11 |
International Business Machines Corporation |
Instruction set architecture with instruction characteristic bit indicating a result is not of architectural importance
|
|
US8880854B2
(en)
|
2009-02-11 |
2014-11-04 |
Via Technologies, Inc. |
Out-of-order execution microprocessor that speculatively executes dependent memory access instructions by predicting no value change by older instructions that load a segment register
|
|
US9952875B2
(en)
*
|
2009-08-07 |
2018-04-24 |
Via Technologies, Inc. |
Microprocessor with ALU integrated into store unit
|
|
US8516465B2
(en)
|
2009-12-04 |
2013-08-20 |
Oracle America, Inc. |
Register prespill phase in a compiler
|
|
CN102141905B
(zh)
|
2010-01-29 |
2015-02-25 |
上海芯豪微电子有限公司 |
一种处理器体系结构
|
|
US9182992B2
(en)
|
2012-06-08 |
2015-11-10 |
Esencia Technologies Inc |
Method for improving performance of a pipelined microprocessor by utilizing pipeline virtual registers
|
|
US9612840B2
(en)
*
|
2014-03-28 |
2017-04-04 |
Intel Corporation |
Method and apparatus for implementing a dynamic out-of-order processor pipeline
|
|
US9841974B2
(en)
*
|
2014-04-25 |
2017-12-12 |
Avago Technologies General Ip (Singapore) Pte. Ltd. |
Renaming with generation numbers
|