JP2018501559A5 - - Google Patents

Download PDF

Info

Publication number
JP2018501559A5
JP2018501559A5 JP2017528906A JP2017528906A JP2018501559A5 JP 2018501559 A5 JP2018501559 A5 JP 2018501559A5 JP 2017528906 A JP2017528906 A JP 2017528906A JP 2017528906 A JP2017528906 A JP 2017528906A JP 2018501559 A5 JP2018501559 A5 JP 2018501559A5
Authority
JP
Japan
Prior art keywords
page
volatile memory
address
soc
local volatile
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017528906A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018501559A (ja
JP6674460B2 (ja
Filing date
Publication date
Priority claimed from US14/560,290 external-priority patent/US9575881B2/en
Application filed filed Critical
Publication of JP2018501559A publication Critical patent/JP2018501559A/ja
Publication of JP2018501559A5 publication Critical patent/JP2018501559A5/ja
Application granted granted Critical
Publication of JP6674460B2 publication Critical patent/JP6674460B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2017528906A 2014-12-04 2015-11-20 不均一メモリアーキテクチャにおける改善されたレイテンシのためのシステムおよび方法 Active JP6674460B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/560,290 US9575881B2 (en) 2014-12-04 2014-12-04 Systems and methods for providing improved latency in a non-uniform memory architecture
US14/560,290 2014-12-04
PCT/US2015/061987 WO2016089631A1 (en) 2014-12-04 2015-11-20 Systems and methods for providing improved latency in a non-uniform memory architecture

Publications (3)

Publication Number Publication Date
JP2018501559A JP2018501559A (ja) 2018-01-18
JP2018501559A5 true JP2018501559A5 (enExample) 2018-12-13
JP6674460B2 JP6674460B2 (ja) 2020-04-01

Family

ID=54834928

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017528906A Active JP6674460B2 (ja) 2014-12-04 2015-11-20 不均一メモリアーキテクチャにおける改善されたレイテンシのためのシステムおよび方法

Country Status (6)

Country Link
US (1) US9575881B2 (enExample)
EP (1) EP3227786A1 (enExample)
JP (1) JP6674460B2 (enExample)
CN (1) CN107003940B (enExample)
TW (1) TWI622878B (enExample)
WO (1) WO2016089631A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9542333B2 (en) 2014-12-04 2017-01-10 Qualcomm Incorporated Systems and methods for providing improved latency in a non-uniform memory architecture
US10055158B2 (en) * 2016-09-22 2018-08-21 Qualcomm Incorporated Providing flexible management of heterogeneous memory systems using spatial quality of service (QoS) tagging in processor-based systems
US11461869B2 (en) * 2018-03-14 2022-10-04 Samsung Electronics Co., Ltd. Slab based memory management for machine learning training
US10776046B1 (en) * 2018-06-08 2020-09-15 Pure Storage, Inc. Optimized non-uniform memory access
US11734176B2 (en) * 2021-10-27 2023-08-22 Dell Products L.P. Sub-NUMA clustering fault resilient memory system

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5897664A (en) 1996-07-01 1999-04-27 Sun Microsystems, Inc. Multiprocessor system having mapping table in each node to map global physical addresses to local physical addresses of page copies
US6049853A (en) 1997-08-29 2000-04-11 Sequent Computer Systems, Inc. Data replication across nodes of a multiprocessor computer system
US6167437A (en) 1997-09-02 2000-12-26 Silicon Graphics, Inc. Method, system, and computer program product for page replication in a non-uniform memory access system
WO1999012103A2 (en) 1997-09-05 1999-03-11 Sun Microsystems, Inc. Scalable shared memory multiprocessor system
US6785783B2 (en) 2000-11-30 2004-08-31 International Business Machines Corporation NUMA system with redundant main memory architecture
US6871219B2 (en) 2001-03-07 2005-03-22 Sun Microsystems, Inc. Dynamic memory placement policies for NUMA architecture
US7765381B2 (en) 2003-04-04 2010-07-27 Oracle America, Inc. Multi-node system in which home memory subsystem stores global to local address translation information for replicating nodes
EP1611513B1 (en) 2003-04-04 2010-12-15 Oracle America, Inc. Multi-node system in which global address generated by processing subsystem includes global to local translation information
US8417913B2 (en) 2003-11-13 2013-04-09 International Business Machines Corporation Superpage coalescing which supports read/write access to a new virtual superpage mapping during copying of physical pages
JP4171749B2 (ja) * 2006-04-17 2008-10-29 Ｔｄｋ株式会社 メモリコントローラおよびフラッシュメモリシステム
US7921261B2 (en) 2007-12-18 2011-04-05 International Business Machines Corporation Reserving a global address space
US8451281B2 (en) 2009-06-23 2013-05-28 Intel Corporation Shared virtual memory between a host and discrete graphics device in a computing system
US8392736B2 (en) 2009-07-31 2013-03-05 Hewlett-Packard Development Company, L.P. Managing memory power usage
US8719547B2 (en) * 2009-09-18 2014-05-06 Intel Corporation Providing hardware support for shared virtual memory between local and remote physical memory
EP2437161A1 (en) * 2010-10-01 2012-04-04 Intel Mobile Communications Technology Dresden GmbH Hardware accelerator module and method for setting up same
US8560757B2 (en) 2011-10-25 2013-10-15 Cavium, Inc. System and method to reduce memory access latencies using selective replication across multiple memory ports
TWI500292B (zh) * 2012-11-08 2015-09-11 Realtek Semiconductor Corp 具有節能功能的網路通訊裝置及方法
CN103257929B (zh) * 2013-04-18 2016-03-16 中国科学院计算技术研究所 一种虚拟机内存映射方法及系统
US9361233B2 (en) 2013-12-20 2016-06-07 Intel Corporation Method and apparatus for shared line unified cache
US9558041B2 (en) 2014-09-05 2017-01-31 Telefonaktiebolaget L M Ericsson (Publ) Transparent non-uniform memory access (NUMA) awareness
US9542333B2 (en) 2014-12-04 2017-01-10 Qualcomm Incorporated Systems and methods for providing improved latency in a non-uniform memory architecture

Similar Documents

Publication Publication Date Title
US9965392B2 (en) Managing coherent memory between an accelerated processing device and a central processing unit
US10776308B2 (en) Smart memory data store or load method and apparatus
CN104461958B (zh) 支持sr-iov的存储资源访问方法、存储控制器及存储设备
TWI750176B (zh) 對記憶體通道執行軟體調訓的電子裝置、其記憶體通道調訓方法及其系統
JP2018501559A5 (enExample)
CN109977037B (zh) 一种dma数据传输方法及系统
CN101477477B (zh) 内核空间隔离方法、空间管理实体及系统
JP2015519654A5 (enExample)
CN107003899A (zh) 一种中断响应方法、装置及基站
CN106575235A (zh) 虚拟计算环境中的存储器和资源管理
TWI505183B (zh) 共享記憶體系統
WO2016206421A1 (zh) 内存访问处理方法、装置和存储介质
JP6674460B2 (ja) 不均一メモリアーキテクチャにおける改善されたレイテンシのためのシステムおよび方法
JP2018502379A5 (enExample)
CN107111560B (zh) 用于在非统一存储器架构中提供改进的延迟的系统和方法
JP2022541059A (ja) ヘテロジニアスコンピューティングのための統合カーネル仮想アドレス空間
WO2016119618A1 (zh) 一种远端内存分配方法、装置和系统
WO2017035813A1 (zh) 一种数据访问方法、装置及系统
CN117472806A (zh) 一种地址翻译方法、装置及计算机存储介质
CN107038121B (zh) 虚拟机的内存地址分配方法以及装置
US20160026567A1 (en) Direct memory access method, system and host module for virtual machine
CN107665151B (zh) 内存稳定性验证方法及装置