JP2018189445A5 - - Google Patents

Download PDF

Info

Publication number
JP2018189445A5
JP2018189445A5 JP2017090692A JP2017090692A JP2018189445A5 JP 2018189445 A5 JP2018189445 A5 JP 2018189445A5 JP 2017090692 A JP2017090692 A JP 2017090692A JP 2017090692 A JP2017090692 A JP 2017090692A JP 2018189445 A5 JP2018189445 A5 JP 2018189445A5
Authority
JP
Japan
Prior art keywords
buffer
digital data
control circuit
analog input
storing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017090692A
Other languages
English (en)
Japanese (ja)
Other versions
JP6844404B2 (ja
JP2018189445A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2017090692A priority Critical patent/JP6844404B2/ja
Priority claimed from JP2017090692A external-priority patent/JP6844404B2/ja
Publication of JP2018189445A publication Critical patent/JP2018189445A/ja
Publication of JP2018189445A5 publication Critical patent/JP2018189445A5/ja
Application granted granted Critical
Publication of JP6844404B2 publication Critical patent/JP6844404B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2017090692A 2017-04-28 2017-04-28 波形記録装置 Active JP6844404B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2017090692A JP6844404B2 (ja) 2017-04-28 2017-04-28 波形記録装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017090692A JP6844404B2 (ja) 2017-04-28 2017-04-28 波形記録装置

Publications (3)

Publication Number Publication Date
JP2018189445A JP2018189445A (ja) 2018-11-29
JP2018189445A5 true JP2018189445A5 (https=) 2020-03-26
JP6844404B2 JP6844404B2 (ja) 2021-03-17

Family

ID=64478422

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017090692A Active JP6844404B2 (ja) 2017-04-28 2017-04-28 波形記録装置

Country Status (1)

Country Link
JP (1) JP6844404B2 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115357181B (zh) * 2022-08-02 2025-09-09 哈尔滨工业大学 基于fpga实现波形采集与记录中的多类型触发系统

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4425643A (en) * 1981-06-08 1984-01-10 Tektronix, Inc. Multi-speed logic analyzer
JPS6193962A (ja) * 1984-10-15 1986-05-12 Anritsu Corp パタ−ントリガ付オシロスコ−プ
JPS63186153A (ja) * 1987-01-27 1988-08-01 Matsushita Electric Ind Co Ltd ロジツクアナライザ
JPH05264593A (ja) * 1992-03-23 1993-10-12 Yokogawa Electric Corp 波形表示装置
US7191079B2 (en) * 2004-03-23 2007-03-13 Tektronix, Inc. Oscilloscope having advanced triggering capability
US7734464B2 (en) * 2005-05-20 2010-06-08 Tektronix, Inc. RF autocorrelation signal trigger generator
DE102005035394A1 (de) * 2005-07-28 2007-02-15 Rohde & Schwarz Gmbh & Co Kg Verfahren und System zur digitalen Triggerung von Signalen auf der Basis von zwei zeitlich beabstandeten Triggerereignissen
US7834780B2 (en) * 2006-03-20 2010-11-16 Tektronix, Inc. Waveform compression and display
JP2009300112A (ja) * 2008-06-10 2009-12-24 Toshiba Corp 波形表示装置及び波形表示方法
US8374811B2 (en) * 2009-12-07 2013-02-12 Tektronix, Inc. High waveform throughput with a large acquisition memory

Similar Documents

Publication Publication Date Title
CN103377158B (zh) 易失性存储装置及其操作方法和控制存储系统的方法
TWI524344B (zh) 記憶體存取速率相關技術
CN105474323B (zh) 刷新存储器单元的电压值的存储器控制器和方法
JP2013117965A5 (https=)
JP2009153049A5 (https=)
WO2001082304A1 (fr) Dispositif de stockage a semi-conducteur
JP2018191207A5 (https=)
US9378791B2 (en) Apparatuses and methods for controlling a clock signal provided to a clock tree
JP2013255221A5 (https=)
US20160077759A1 (en) Memory-access method using batch command queue and associated controller
JP2020042890A (ja) メモリシステムおよびメモリシステムの制御方法
JP2018189445A5 (https=)
US20170337955A1 (en) Active Random Access Memory
RU2009102314A (ru) Способ построения устройств хранения и передачи информации с обнаружением двойных ошибок
US20150293840A1 (en) Memory controller and associated method
IL278238B2 (en) Mechanism for pen interoperability with pressure sensor design
JP2016540336A5 (https=)
JP2016514338A (ja) 記憶デバイス読み出し装置及び方法
CN110349603A (zh) 半导体存储器件及其操作方法
US11024359B2 (en) Memory devices adjusting operating cycle based on operating temperature
RU2013156784A (ru) Способ и устройство выбора маршрута чтения и записи данных
JP2006227110A5 (https=)
JP2017033437A5 (https=)
JP2013132006A5 (https=)
US12092665B2 (en) Detection result recording and outputting device