JP2017516123A5 - - Google Patents

Download PDF

Info

Publication number
JP2017516123A5
JP2017516123A5 JP2016554575A JP2016554575A JP2017516123A5 JP 2017516123 A5 JP2017516123 A5 JP 2017516123A5 JP 2016554575 A JP2016554575 A JP 2016554575A JP 2016554575 A JP2016554575 A JP 2016554575A JP 2017516123 A5 JP2017516123 A5 JP 2017516123A5
Authority
JP
Japan
Prior art keywords
still image
frame content
system cache
memory device
image frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2016554575A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017516123A (ja
Filing date
Publication date
Priority claimed from US14/194,743 external-priority patent/US20150248741A1/en
Application filed filed Critical
Publication of JP2017516123A publication Critical patent/JP2017516123A/ja
Publication of JP2017516123A5 publication Critical patent/JP2017516123A5/ja
Pending legal-status Critical Current

Links

JP2016554575A 2014-03-02 2015-02-28 Ｄｒａｍメモリシステムにおいて省電力静止画像表示リフレッシュを提供するためのシステムおよび方法 Pending JP2017516123A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/194,743 US20150248741A1 (en) 2014-03-02 2014-03-02 System and method for providing power-saving static image display refresh in a dram memory system
US14/194,743 2014-03-02
PCT/US2015/018203 WO2015134337A1 (en) 2014-03-02 2015-02-28 System and method for providing power-saving static image display refresh in a dram memory system

Publications (2)

Publication Number Publication Date
JP2017516123A JP2017516123A (ja) 2017-06-15
JP2017516123A5 true JP2017516123A5 (enExample) 2018-03-29

Family

ID=52727387

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016554575A Pending JP2017516123A (ja) 2014-03-02 2015-02-28 Ｄｒａｍメモリシステムにおいて省電力静止画像表示リフレッシュを提供するためのシステムおよび方法

Country Status (6)

Country Link
US (1) US20150248741A1 (enExample)
EP (1) EP3114544A1 (enExample)
JP (1) JP2017516123A (enExample)
KR (1) KR20160129857A (enExample)
CN (1) CN106062662A (enExample)
WO (1) WO2015134337A1 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9261939B2 (en) * 2013-05-09 2016-02-16 Apple Inc. Memory power savings in idle display case
US10306008B2 (en) 2015-09-07 2019-05-28 International Business Machines Corporation Limiting client side data storage based upon client geo-location
US10228750B2 (en) * 2016-10-31 2019-03-12 Dell Products, L.P. Reducing the power consumption of an information handling system capable of handling both dynamic and static display applications
US10255891B2 (en) * 2017-04-12 2019-04-09 Microsoft Technology Licensing, Llc No miss cache structure for real-time image transformations with multiple LSR processing engines
CN110134370B (zh) * 2018-02-08 2023-09-12 龙芯中科技术股份有限公司 一种图形绘制的方法、装置、电子设备及存储介质
CN109086346B (zh) * 2018-07-12 2022-02-18 北京猫眼文化传媒有限公司 一种图像显示方法及装置
CN112567351B (zh) * 2018-11-15 2024-04-09 华为技术有限公司 控制从动态随机存储器中预取数据的方法、装置及系统
US11087434B1 (en) * 2020-03-26 2021-08-10 Novatek Microelectronics Corp. Image processing apparatus and image processing method
US12073806B2 (en) * 2020-10-27 2024-08-27 Advanced Micro Devices, Inc. Refreshing displays using on-die cache
US11783799B2 (en) * 2021-06-29 2023-10-10 Ati Technologies Ulc Display engine initiated prefetch to system cache to tolerate memory long blackout
US12436696B2 (en) * 2022-09-29 2025-10-07 Advanced Micro Devices, Inc. On-demand regulation of memory bandwidth utilization to service requirements of display
WO2025189421A1 (en) * 2024-03-14 2025-09-18 Nvidia Corporation Data transfer technique

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5768548A (en) * 1992-04-15 1998-06-16 Intel Corporation Bus bridge for responding to received first write command by storing data and for responding to received second write command by transferring the stored data
JPH06332664A (ja) * 1993-03-23 1994-12-02 Toshiba Corp 表示制御システム
JP4656862B2 (ja) * 2004-05-28 2011-03-23 ルネサスエレクトロニクス株式会社 半導体装置
EP1653331B8 (en) * 2004-10-29 2012-03-14 ST-Ericsson SA An apparatus and method for entering and exiting low power mode
US7800621B2 (en) * 2005-05-16 2010-09-21 Ati Technologies Inc. Apparatus and methods for control of a memory controller
US8314806B2 (en) * 2006-04-13 2012-11-20 Intel Corporation Low power display mode
US9019285B2 (en) * 2007-03-15 2015-04-28 Renesas Electronics Corporation Semiconductor integrated circuit device
US9865233B2 (en) * 2008-12-30 2018-01-09 Intel Corporation Hybrid graphics display power management
US7983107B2 (en) * 2009-02-11 2011-07-19 Stec, Inc. Flash backed DRAM module with a selectable number of flash chips
JP5287599B2 (ja) * 2009-08-24 2013-09-11 株式会社リコー 電子機器
US8810589B1 (en) * 2009-11-12 2014-08-19 Marvell Israel (M.I.S.L) Ltd. Method and apparatus for refreshing display
US8847968B2 (en) * 2011-07-12 2014-09-30 Qualcomm Incorporated Displaying static images
CN103369643B (zh) * 2012-04-10 2018-01-23 中兴通讯股份有限公司 移动终端降低系统功耗的方法和装置

Similar Documents

Publication Publication Date Title
JP2017516123A5 (enExample)
US10559344B2 (en) Hybrid non-volatile memory devices with static random access memory (SRAM) array and non-volatile memory (NVM) array
US9418723B2 (en) Techniques to reduce memory cell refreshes for a memory device
US20190237133A1 (en) Volatile memory device and electronic device comprising refresh information generator, information providing method thereof, and refresh control method thereof
US9105112B2 (en) Power management for image scaling circuitry
TWI528169B (zh) 在閒置顯示情況中之記憶體電力節省
US8810589B1 (en) Method and apparatus for refreshing display
US20150003175A1 (en) Hybrid memory device
JP2016526750A5 (enExample)
US8082437B2 (en) Computer having flash memory and method of operating flash memory
JP2011022998A5 (enExample)
US9804793B2 (en) Techniques for a write zero operation
US20150248741A1 (en) System and method for providing power-saving static image display refresh in a dram memory system
JP2016526749A5 (enExample)
US9317421B2 (en) Memory management
KR102120825B1 (ko) 메모리 장치 및 이를 포함하는 메모리 시스템
WO2018059656A1 (en) Main memory control function with prefetch intelligence
US9396122B2 (en) Cache allocation scheme optimized for browsing applications
US9019285B2 (en) Semiconductor integrated circuit device
EP1560123A3 (en) Information processing apparatus and method of accessing memory
US9471227B2 (en) Implementing enhanced performance with read before write to phase change memory to avoid write cancellations
JP2009163585A (ja) メモリシステム、メモリコントローラ及びメモリコントローラのリフレッシュ動作制御方法
JP2014523600A5 (enExample)
US20150323982A1 (en) Frame buffer power management
CN103353832A (zh) 应用于嵌入式显示接口的动态随机存取存储器