JP2017509995A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2017509995A5 JP2017509995A5 JP2016557109A JP2016557109A JP2017509995A5 JP 2017509995 A5 JP2017509995 A5 JP 2017509995A5 JP 2016557109 A JP2016557109 A JP 2016557109A JP 2016557109 A JP2016557109 A JP 2016557109A JP 2017509995 A5 JP2017509995 A5 JP 2017509995A5
- Authority
- JP
- Japan
- Prior art keywords
- branch
- prediction
- branch prediction
- history
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims 14
- 230000001413 cellular effect Effects 0.000 claims 1
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/223,091 US9582285B2 (en) | 2014-03-24 | 2014-03-24 | Speculative history forwarding in overriding branch predictors, and related circuits, methods, and computer-readable media |
| US14/223,091 | 2014-03-24 | ||
| PCT/US2015/021997 WO2015148372A1 (en) | 2014-03-24 | 2015-03-23 | Speculative history forwarding in overriding branch predictors, and related circuits, methods, and computer-readable media |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2017509995A JP2017509995A (ja) | 2017-04-06 |
| JP2017509995A5 true JP2017509995A5 (enExample) | 2017-07-06 |
| JP6370918B2 JP6370918B2 (ja) | 2018-08-08 |
Family
ID=52829348
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016557109A Expired - Fee Related JP6370918B2 (ja) | 2014-03-24 | 2015-03-23 | オーバーライド分岐予測器における投機的履歴転送、関連する回路、方法およびコンピュータ可読媒体 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US9582285B2 (enExample) |
| EP (1) | EP3123305A1 (enExample) |
| JP (1) | JP6370918B2 (enExample) |
| KR (1) | KR101829369B1 (enExample) |
| CN (1) | CN106104466B (enExample) |
| CA (1) | CA2939834C (enExample) |
| TW (1) | TWI588739B (enExample) |
| WO (1) | WO2015148372A1 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11995447B2 (en) * | 2020-10-15 | 2024-05-28 | Centaur Technology, Inc. | Quick predictor override and update by a BTAC |
| JP2022094507A (ja) | 2020-12-15 | 2022-06-27 | 富士通株式会社 | 演算処理回路及び演算処理方法 |
| US11868773B2 (en) | 2022-01-06 | 2024-01-09 | International Business Machines Corporation | Inferring future value for speculative branch resolution in a microprocessor |
| CN116149733A (zh) * | 2023-02-28 | 2023-05-23 | 北京智芯微电子科技有限公司 | 指令转移预测系统、方法、装置、计算机设备及存储介质 |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6374349B2 (en) | 1998-03-19 | 2002-04-16 | Mcfarling Scott | Branch predictor with serially connected predictor stages for improving branch prediction accuracy |
| US6134654A (en) | 1998-09-16 | 2000-10-17 | Sun Microsystems, Inc. | Bi-level branch target prediction scheme with fetch address prediction |
| KR100317240B1 (ko) * | 1999-10-21 | 2001-12-22 | 윤종용 | 분기 예측 정확도 히스토리를 이용한 분기 예측기 |
| US6895498B2 (en) * | 2001-05-04 | 2005-05-17 | Ip-First, Llc | Apparatus and method for target address replacement in speculative branch target address cache |
| US6886093B2 (en) * | 2001-05-04 | 2005-04-26 | Ip-First, Llc | Speculative hybrid branch direction predictor |
| US20060036837A1 (en) * | 2004-08-13 | 2006-02-16 | Stark Jared W | Prophet/critic hybrid predictor |
| US7836288B2 (en) | 2004-09-14 | 2010-11-16 | Arm Limited | Branch prediction mechanism including a branch prediction memory and a branch prediction cache |
| US7877584B2 (en) * | 2005-08-29 | 2011-01-25 | The Invention Science Fund I, Llc | Predictive processor resource management |
| US7673122B1 (en) | 2005-09-29 | 2010-03-02 | Sun Microsystems, Inc. | Software hint to specify the preferred branch prediction to use for a branch instruction |
| US7707398B2 (en) | 2007-11-13 | 2010-04-27 | Applied Micro Circuits Corporation | System and method for speculative global history prediction updating |
| US8832418B2 (en) * | 2009-08-28 | 2014-09-09 | Via Technologies, Inc. | Efficient branch target address cache entry replacement |
| US8788797B2 (en) | 2010-12-22 | 2014-07-22 | Advanced Micro Devices, Inc. | Combined level 1 and level 2 branch predictor |
| WO2012127666A1 (ja) * | 2011-03-23 | 2012-09-27 | 富士通株式会社 | 演算処理装置、情報処理装置及び演算処理方法 |
| US9201654B2 (en) | 2011-06-28 | 2015-12-01 | International Business Machines Corporation | Processor and data processing method incorporating an instruction pipeline with conditional branch direction prediction for fast access to branch target instructions |
| US8959320B2 (en) * | 2011-12-07 | 2015-02-17 | Apple Inc. | Preventing update training of first predictor with mismatching second predictor for branch instructions with alternating pattern hysteresis |
-
2014
- 2014-03-24 US US14/223,091 patent/US9582285B2/en active Active
-
2015
- 2015-03-23 TW TW104109240A patent/TWI588739B/zh active
- 2015-03-23 CN CN201580014711.7A patent/CN106104466B/zh active Active
- 2015-03-23 CA CA2939834A patent/CA2939834C/en active Active
- 2015-03-23 EP EP15716237.1A patent/EP3123305A1/en not_active Withdrawn
- 2015-03-23 WO PCT/US2015/021997 patent/WO2015148372A1/en not_active Ceased
- 2015-03-23 JP JP2016557109A patent/JP6370918B2/ja not_active Expired - Fee Related
- 2015-03-23 KR KR1020167025917A patent/KR101829369B1/ko not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2019514110A5 (enExample) | ||
| US9830152B2 (en) | Selective storing of previously decoded instructions of frequently-called instruction sequences in an instruction sequence buffer to be executed by a processor | |
| KR20180127379A (ko) | 프로세서-기반 시스템들 내의 로드 경로 이력에 기반한 어드레스 예측 테이블들을 사용하는 로드 어드레스 예측들의 제공 | |
| US20160055003A1 (en) | Branch prediction using least-recently-used (lru)-class linked list branch predictors, and related circuits, methods, and computer-readable media | |
| KR101710438B1 (ko) | 데이터 캐시 웨이 예측 | |
| JP2017509998A5 (enExample) | ||
| JP2017509995A5 (enExample) | ||
| CN104871144B (zh) | 使用虚拟地址到物理地址跨页缓冲器的推测性寻址 | |
| US20160139933A1 (en) | Providing loop-invariant value prediction using a predicted values table, and related apparatuses, methods, and computer-readable media | |
| US20140237415A1 (en) | Handling Overloaded Gestures | |
| US9395984B2 (en) | Swapping branch direction history(ies) in response to a branch prediction table swap instruction(s), and related systems and methods | |
| CN107851026A (zh) | 电力高效获取适应 | |
| JP2015518995A5 (enExample) | ||
| JP6370918B2 (ja) | オーバーライド分岐予測器における投機的履歴転送、関連する回路、方法およびコンピュータ可読媒体 | |
| US20170046266A1 (en) | Way Mispredict Mitigation on a Way Predicted Cache | |
| US20160077836A1 (en) | Predicting literal load values using a literal load prediction table, and related circuits, methods, and computer-readable media | |
| US20190065060A1 (en) | Caching instruction block header data in block architecture processor-based systems | |
| EP2936303B1 (en) | Instruction cache having a multi-bit way prediction mask | |
| US10331447B2 (en) | Providing efficient recursion handling using compressed return address stacks (CRASs) in processor-based systems |