JP2017224089A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2017224089A5 JP2017224089A5 JP2016117940A JP2016117940A JP2017224089A5 JP 2017224089 A5 JP2017224089 A5 JP 2017224089A5 JP 2016117940 A JP2016117940 A JP 2016117940A JP 2016117940 A JP2016117940 A JP 2016117940A JP 2017224089 A5 JP2017224089 A5 JP 2017224089A5
- Authority
- JP
- Japan
- Prior art keywords
- data
- memory
- bus
- input
- time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 claims description 61
- 230000000875 corresponding Effects 0.000 claims description 4
Description
そして、データ転送部においては、システムバスからバス入力メモリにデータが入力され、バス入力メモリに入力されたデータは、複数のアレイメモリの間で転送される。アレイメモリを介して転送されたデータは、複数のプロセッサ入力メモリを経て対応する演算プロセッサにより直接読み込まれる。各演算プロセッサが処理したデータは、それぞれに対応するプロセッサ出力メモリに直接書き込まれると、バス出力メモリを介してシステムバスに出力される。 In the data transfer unit, data is input from the system bus to the bus input memory, and the data input to the bus input memory is transferred between the plurality of array memories. Data transferred through the array memory is directly read by a corresponding arithmetic processor via a plurality of processor input memories. When the data processed by each arithmetic processor is directly written to the corresponding processor output memory, it is output to the system bus via the bus output memory.
請求項2記載のデータ処理システムによれば、バス出力メモリをm個のプロセッサ出力メモリの1つとしても機能させる。このように、バス出力メモリを、例えばシステムバスに最も近い位置にある演算プロセッサに対応するプロセッサ出力メモリとしても機能させることでメモリデバイスの数を減らすことができ、データ転送をより効率的に行うことができる。 According to the data processing system of the second aspect , the bus output memory is caused to function as one of the m processor output memories. As described above, the number of memory devices can be reduced by making the bus output memory function also as a processor output memory corresponding to an arithmetic processor located closest to the system bus, for example, and data transfer is performed more efficiently. be able to.
請求項3記載のデータ処理システムによれば、プロセッサ入力メモリのそれぞれに直接接続されている複数のアレイメモリは、自身に接続されているプロセッサ入力メモリに処理待ちのデータが配置されていると、隣接するプロセッサ入力メモリに接続されているアレイメモリにデータを転送する。これより、より早期に処理を行うことが可能な演算プロセッサにデータを処理させることができるので、待ちを発生させることなく効率的に処理できる。
According to the data processing system of claim 3, the plurality of array memories directly connected to each of the processor input memories are arranged such that the data waiting for processing is arranged in the processor input memory connected to itself. Data is transferred to the array memory connected to the adjacent processor input memory. As a result, the data can be processed by an arithmetic processor capable of performing processing earlier, so that it can be processed efficiently without causing a wait.
Claims (11)
システムバス(2)と、前記複数の演算プロセッサとの間でデータを転送するため、複数のメモリデバイス(11〜15,33,43,53,54)を備えるデータ転送部(6,32,42,52,62)とを備え、
前記データ転送部は、前記システムバスより入力されたデータにタイムスタンプを付与するタイムスタンプ付与部(22)と、
データの転送が行われている時間を計時する転送時間計時部(23)と、
前記演算プロセッサによるデータの処理が行われている時間を計時する処理時間計時部(23)と、
前記演算プロセッサにより処理されたデータを前記システムバスに出力する際に、前記タイムスタンプが付与された時点からの総経過時間を求めると、前記総経過時間が規定時間内か否かを判断し、その判断結果を前記データに付与する処理時間判定部(25)とを有し、
前記演算プロセッサの数がm(m≧2)個であり、
前記データ転送部は、システムバスよりデータが入力されるバス入力メモリ(11,33)と、
このバス入力メモリに入力されたデータを前記m個の演算プロセッサの何れかに読み込ませるため、前記データが転送されるm・n(n≧1)個のアレイメモリ(12)と、
前記アレイメモリを介して転送されたデータが入力され、前記m個の演算プロセッサがそれぞれ直接データを読み込むためのm個のプロセッサ入力メモリ(13)と、
前記m個の演算プロセッサが出力したデータが、それぞれ直接書き込まれるm個のプロセッサ出力メモリ(14)と、
前記プロセッサ出力メモリに書き込まれたデータが入力され、前記データを前記システムバスに出力するバス出力メモリ(15,43,54)とを備え、
前記タイムスタンプ付与部(22(I))は、前記バス入力メモリに配置され、
前記転送時間計時部(23(A))は、前記アレイメモリのそれぞれに配置され、
前記処理時間計時部(23(I),23(O))は、前記プロセッサ入力メモリ及び前記プロセッサ出力メモリに配置され、
前記処理時間判定部は、前記バス出力メモリに配置されているデータ処理システム。 A plurality of arithmetic processors (7) for processing the read data;
A data transfer unit (6, 32, 42) including a plurality of memory devices (11-15, 33, 43, 53, 54) for transferring data between the system bus (2) and the plurality of arithmetic processors. , 52, 62)
The data transfer unit includes a time stamp giving unit (22) for giving a time stamp to data input from the system bus;
A transfer time counter (23) that measures the time during which data is being transferred;
A processing time counter (23) for measuring the time during which data processing by the arithmetic processor is performed;
When outputting the data processed by the arithmetic processor to the system bus, determining the total elapsed time from the time when the time stamp was given, it is determined whether the total elapsed time is within a specified time, processing time determination unit that applies the determination result to the data and (25) possess,
The number of the arithmetic processors is m (m ≧ 2),
The data transfer unit includes a bus input memory (11, 33) to which data is input from a system bus,
In order to read data input to the bus input memory into any of the m arithmetic processors, m · n (n ≧ 1) array memories (12) to which the data is transferred;
M processor input memories (13) for receiving data transferred through the array memory and for directly reading the data by the m arithmetic processors,
M processor output memories (14) to which data outputted from the m arithmetic processors are directly written, respectively;
A bus output memory (15, 43, 54) for inputting data written to the processor output memory and outputting the data to the system bus;
The time stamp giving unit (22 (I)) is arranged in the bus input memory,
The transfer time timer (23 (A)) is arranged in each of the array memories,
The processing time timer (23 (I), 23 (O)) is disposed in the processor input memory and the processor output memory,
The processing time determination unit is a data processing system arranged in the bus output memory .
以降は、前記プロセッサ入力メモリに隣接する(m−1)個のプロセッサ入力メモリに順次データを転送し、
前記アレイメモリ間においてデータの転送先に競合が発生すると、プロセッサ入力メモリへのパスが短い方のアレイメモリを優先して転送を行わせる請求項1から3の何れか一向に記載のデータ処理システム。 The data transfer unit transfers data input from the system bus with priority given to a processor input memory having a shortest data transfer path from the bus input memory,
Thereafter, data is sequentially transferred to (m−1) processor input memories adjacent to the processor input memory,
Wherein the conflict on the destination data between the array memory is generated, the data processing system of any at all according to claims 1 to 3 to perform transfer in favor of the array memory towards the path is short to the processor input memory.
前記バス入力メモリは、電源が投入された後に入力が開始された初期データを、前記初期データ転送用バスを介して、データ転送パスが最長となるメモリから順次前記パスが短くなるメモリに転送する請求項1から4の何れか一項に記載のデータ処理システム。 The data transfer unit is in the same path between the bus input memory and the m processor input memories (33) and between the bus input memory and the processor input memory having the shortest data transfer path. An initial data transfer bus (34) for direct connection to each existing array memory;
The bus input memory transfers initial data, which is input after power is turned on, from the memory with the longest data transfer path to the memory with the shortest path sequentially via the initial data transfer bus. The data processing system according to any one of claims 1 to 4 .
前記通知を受信したメモリ及び演算プロセッサは現在保持中のデータの転送を中止し、その時点以降に前記バス入力メモリを介して入力されるデータについて転送を行う請求項6記載のデータ処理システム。 The bus output memory (43) is configured so that when the data becomes invalid and other data currently being processed becomes invalid, each memory and operation that holds the data currently being processed Inform the processor that it is invalid,
7. The data processing system according to claim 6 , wherein the memory and the arithmetic processor that have received the notification stop transferring the currently held data, and transfer data that is input via the bus input memory after that time.
前記バス入力メモリは、前記通知があった時刻から前記データが再度入力されるまでの時間を計時し、その計時時間を規定時間と比較して前記データが無効か否かを判断し、無効と判断すると前記データの処理を中止する請求項1から7の何れか一項に記載のデータ処理システム。 The bus output memory (54) indicates that the data is output to the system bus when the data output to the system bus is input again to the bus input memory. )
The bus input memory measures the time from when the notification is received until the data is input again, compares the time measured with a specified time, determines whether the data is invalid, The data processing system according to any one of claims 1 to 7 , wherein if determined, the processing of the data is stopped.
前記バス出力メモリから前記システムバスにデータを入力するパスと、前記システムバスを介すことなくデータを出力するパスとを切替える出力セレクタ(74)とを備える請求項1から8の何れか一項に記載のデータ処理システム。 An input selector (73) for switching between a path for inputting data to the bus input memory via the system bus and a path for inputting data without passing through the system bus;
And path for inputting data to said system bus from said bus output memory, any one of claims 1 to 8, wherein an output selector for switching between the paths to output the data without passing through the system bus (74) The data processing system described in 1.
前記処理時間判定より通知された余裕時間に応じて、前記周波数を低下させるように調整する処理時間調整部(64)とを備える請求項10記載のデータ処理システム。 A clock supply unit configured to supply an operation clock signal to the arithmetic processor and change a frequency of the operation clock signal;
Depending on the processing time determination notified margin time from the data processing system of claim 1 0, wherein and a processing time adjustment unit that adjusts to reduce the frequency (64).
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016117940A JP6805562B2 (en) | 2016-06-14 | 2016-06-14 | Data processing system |
PCT/JP2017/014099 WO2017217084A1 (en) | 2016-06-14 | 2017-04-04 | Data processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016117940A JP6805562B2 (en) | 2016-06-14 | 2016-06-14 | Data processing system |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2017224089A JP2017224089A (en) | 2017-12-21 |
JP2017224089A5 true JP2017224089A5 (en) | 2018-09-06 |
JP6805562B2 JP6805562B2 (en) | 2020-12-23 |
Family
ID=60663112
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016117940A Expired - Fee Related JP6805562B2 (en) | 2016-06-14 | 2016-06-14 | Data processing system |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP6805562B2 (en) |
WO (1) | WO2017217084A1 (en) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009069921A (en) * | 2007-09-11 | 2009-04-02 | Hitachi Ltd | Multiprocessor system |
EP2613479B1 (en) * | 2010-09-03 | 2015-09-30 | Panasonic Intellectual Property Management Co., Ltd. | Relay device |
JP5931816B2 (en) * | 2013-08-22 | 2016-06-08 | 株式会社東芝 | Storage device |
-
2016
- 2016-06-14 JP JP2016117940A patent/JP6805562B2/en not_active Expired - Fee Related
-
2017
- 2017-04-04 WO PCT/JP2017/014099 patent/WO2017217084A1/en active Application Filing
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2014059876A5 (en) | Host, nonvolatile memory device, and nonvolatile memory card system | |
JP2013525924A5 (en) | ||
JP2015529363A5 (en) | ||
JP2017021749A5 (en) | ||
JP2008009817A (en) | Semiconductor device and data transfer method | |
JP2011503731A (en) | Changing system routing information in link-based systems | |
JP2017224089A5 (en) | ||
US20160224502A1 (en) | Synchronization in a Computing System with Multi-Core Processing Devices | |
US9858222B2 (en) | Register access control among multiple devices | |
JP6112412B2 (en) | I / O control circuit and synchronization control method in I / O control circuit | |
JP6106986B2 (en) | Arithmetic processing device, information processing device and interrupt control method | |
JP5331725B2 (en) | CPU board having on-line test function for peripheral device and on-line test method thereof | |
KR100644597B1 (en) | Bus system and command delivering method thereof | |
KR100606163B1 (en) | Direct memory access device, system and method for transmitting and receiving data through direct memory access device | |
US20080052490A1 (en) | Computational resource array | |
JP2010108275A (en) | Bus control device | |
CN101354687B (en) | Information processing apparatus including transfer device for transferring requests | |
JP2007213185A (en) | Data processor | |
JP2019191789A (en) | Arithmetic processing unit and control method of arithmetic processing unit | |
TWI505101B (en) | Data transmitting apparatus and method | |
JP2017076358A (en) | Information processing apparatus, control method of information processing apparatus, and program therefor | |
JP2015014962A (en) | Arithmetic device, arithmetic method, and program | |
JP6384359B2 (en) | Information processing apparatus having distributed shared memory, method, and program | |
JP6535516B2 (en) | Multi-programmable device system and control method thereof | |
JP5441185B2 (en) | Interrupt controller and time-division interrupt generation method |