JP2016537723A5 - - Google Patents

Download PDF

Info

Publication number
JP2016537723A5
JP2016537723A5 JP2016530966A JP2016530966A JP2016537723A5 JP 2016537723 A5 JP2016537723 A5 JP 2016537723A5 JP 2016530966 A JP2016530966 A JP 2016530966A JP 2016530966 A JP2016530966 A JP 2016530966A JP 2016537723 A5 JP2016537723 A5 JP 2016537723A5
Authority
JP
Japan
Prior art keywords
vector data
sample set
data sample
input
correlation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2016530966A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016537723A (ja
Filing date
Publication date
Priority claimed from US14/082,079 external-priority patent/US9619227B2/en
Application filed filed Critical
Publication of JP2016537723A publication Critical patent/JP2016537723A/ja
Publication of JP2016537723A5 publication Critical patent/JP2016537723A5/ja
Pending legal-status Critical Current

Links

JP2016530966A 2013-11-15 2014-11-12 フィルタベクトル処理動作のためのタップ付き遅延線を利用するベクトル処理エンジンと、関連するベクトル処理システムおよび方法 Pending JP2016537723A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/082,079 2013-11-15
US14/082,079 US9619227B2 (en) 2013-11-15 2013-11-15 Vector processing engines (VPEs) employing tapped-delay line(s) for providing precision correlation / covariance vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods
PCT/US2014/065190 WO2015073520A1 (en) 2013-11-15 2014-11-12 Vector processing engines employing a tapped-delay line for correlation vector processing operations, and related vector processor systems and methods

Publications (2)

Publication Number Publication Date
JP2016537723A JP2016537723A (ja) 2016-12-01
JP2016537723A5 true JP2016537723A5 (cg-RX-API-DMAC7.html) 2017-11-30

Family

ID=52001100

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016530966A Pending JP2016537723A (ja) 2013-11-15 2014-11-12 フィルタベクトル処理動作のためのタップ付き遅延線を利用するベクトル処理エンジンと、関連するベクトル処理システムおよび方法

Country Status (6)

Country Link
US (1) US9619227B2 (cg-RX-API-DMAC7.html)
EP (1) EP3069234A1 (cg-RX-API-DMAC7.html)
JP (1) JP2016537723A (cg-RX-API-DMAC7.html)
KR (1) KR20160084460A (cg-RX-API-DMAC7.html)
CN (1) CN105723330A (cg-RX-API-DMAC7.html)
WO (1) WO2015073520A1 (cg-RX-API-DMAC7.html)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9495154B2 (en) 2013-03-13 2016-11-15 Qualcomm Incorporated Vector processing engines having programmable data path configurations for providing multi-mode vector processing, and related vector processors, systems, and methods
US9977676B2 (en) 2013-11-15 2018-05-22 Qualcomm Incorporated Vector processing engines (VPEs) employing reordering circuitry in data flow paths between execution units and vector data memory to provide in-flight reordering of output vector data stored to vector data memory, and related vector processor systems and methods
US9880845B2 (en) 2013-11-15 2018-01-30 Qualcomm Incorporated Vector processing engines (VPEs) employing format conversion circuitry in data flow paths between vector data memory and execution units to provide in-flight format-converting of input vector data to execution units for vector processing operations, and related vector processor systems and methods
US9684509B2 (en) 2013-11-15 2017-06-20 Qualcomm Incorporated Vector processing engines (VPEs) employing merging circuitry in data flow paths between execution units and vector data memory to provide in-flight merging of output vector data stored to vector data memory, and related vector processing instructions, systems, and methods
US9792118B2 (en) 2013-11-15 2017-10-17 Qualcomm Incorporated Vector processing engines (VPEs) employing a tapped-delay line(s) for providing precision filter vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods
US11277455B2 (en) 2018-06-07 2022-03-15 Mellanox Technologies, Ltd. Streaming system
US10623222B2 (en) * 2018-08-30 2020-04-14 Xilinx, Inc. Vectorized peak detection for signal processing
US20200106828A1 (en) * 2018-10-02 2020-04-02 Mellanox Technologies, Ltd. Parallel Computation Network Device
US11625393B2 (en) 2019-02-19 2023-04-11 Mellanox Technologies, Ltd. High performance computing system
EP3699770B1 (en) 2019-02-25 2025-05-21 Mellanox Technologies, Ltd. Collective communication system and methods
CN112434253A (zh) * 2019-08-26 2021-03-02 吕纪竹 一种实时判断大数据或流数据离散程度的方法
US11750699B2 (en) 2020-01-15 2023-09-05 Mellanox Technologies, Ltd. Small message aggregation
US11252027B2 (en) 2020-01-23 2022-02-15 Mellanox Technologies, Ltd. Network element supporting flexible data reduction operations
US11876885B2 (en) 2020-07-02 2024-01-16 Mellanox Technologies, Ltd. Clock queue with arming and/or self-arming features
US11556378B2 (en) 2020-12-14 2023-01-17 Mellanox Technologies, Ltd. Offloading execution of a multi-task parameter-dependent operation to a network device
US12313774B2 (en) * 2022-03-23 2025-05-27 Nxp B.V. Direction of arrival (DOA) estimation using circular convolutional network
US12309070B2 (en) 2022-04-07 2025-05-20 Nvidia Corporation In-network message aggregation for efficient small message transport
US11922237B1 (en) 2022-09-12 2024-03-05 Mellanox Technologies, Ltd. Single-step collective operations
US12489657B2 (en) 2023-08-17 2025-12-02 Mellanox Technologies, Ltd. In-network compute operation spreading
CN117674961B (zh) * 2023-11-20 2024-05-28 航天恒星科技有限公司 基于时空特征学习的低轨卫星网络时延预测方法

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4504923A (en) * 1982-07-19 1985-03-12 General Dynamics, Pomona Division Real time two-dimensional digital correlator
EP0466997A1 (en) 1990-07-18 1992-01-22 International Business Machines Corporation Improved digital signal processor architecture
US5563817A (en) 1992-07-14 1996-10-08 Noise Cancellation Technologies, Inc. Adaptive canceller filter module
US6067292A (en) * 1996-08-20 2000-05-23 Lucent Technologies Inc Pilot interference cancellation for a coherent wireless code division multiple access receiver
US6704348B2 (en) * 2001-05-18 2004-03-09 Global Locate, Inc. Method and apparatus for computing signal correlation at multiple resolutions
JP2000349688A (ja) * 1999-06-09 2000-12-15 Nec Ic Microcomput Syst Ltd デジタルマッチドフィルタ
US7769076B2 (en) 2001-05-18 2010-08-03 Broadcom Corporation Method and apparatus for performing frequency synchronization
US7756196B1 (en) 2005-04-04 2010-07-13 Acorn Technologies, Inc. Efficient adaptive filters for CDMA wireless systems
US7933405B2 (en) * 2005-04-08 2011-04-26 Icera Inc. Data access and permute unit
US8255446B2 (en) * 2006-12-12 2012-08-28 Arm Limited Apparatus and method for performing rearrangement and arithmetic operations on data
EP2130309A2 (en) 2007-03-02 2009-12-09 QUALCOMM Incorporated Use of adaptive antenna array in conjunction with an on-channel repeater to improve signal quality
US7782252B2 (en) 2007-06-02 2010-08-24 Inchul Kang System and method for GPS signal acquisition
KR20100101586A (ko) 2007-12-05 2010-09-17 샌드브리지 테크놀로지스, 인코포레이티드 데이터 처리에 있어서 레지스터 시프트 및 회전을 포함하는 방법 및 명령어 세트
GB2464292A (en) 2008-10-08 2010-04-14 Advanced Risc Mach Ltd SIMD processor circuit for performing iterative SIMD multiply-accumulate operations
US20110182169A1 (en) 2009-09-13 2011-07-28 Research Institute Of Tsinghua University In Shenzhen Code division multiplexing method and system
US9092227B2 (en) 2011-05-02 2015-07-28 Anindya SAHA Vector slot processor execution unit for high speed streaming inputs
US20140086361A1 (en) * 2011-10-27 2014-03-27 Lsi Corporation Processor having instruction set with user-defined non-linear functions for digital pre-distortion (dpd) and other non-linear applications
US9495154B2 (en) 2013-03-13 2016-11-15 Qualcomm Incorporated Vector processing engines having programmable data path configurations for providing multi-mode vector processing, and related vector processors, systems, and methods
US20140280407A1 (en) 2013-03-13 2014-09-18 Qualcomm Incorporated Vector processing carry-save accumulators employing redundant carry-save format to reduce carry propagation, and related vector processors, systems, and methods
US9275014B2 (en) 2013-03-13 2016-03-01 Qualcomm Incorporated Vector processing engines having programmable data path configurations for providing multi-mode radix-2x butterfly vector processing circuits, and related vector processors, systems, and methods
US9880845B2 (en) 2013-11-15 2018-01-30 Qualcomm Incorporated Vector processing engines (VPEs) employing format conversion circuitry in data flow paths between vector data memory and execution units to provide in-flight format-converting of input vector data to execution units for vector processing operations, and related vector processor systems and methods
US9977676B2 (en) 2013-11-15 2018-05-22 Qualcomm Incorporated Vector processing engines (VPEs) employing reordering circuitry in data flow paths between execution units and vector data memory to provide in-flight reordering of output vector data stored to vector data memory, and related vector processor systems and methods
US9792118B2 (en) 2013-11-15 2017-10-17 Qualcomm Incorporated Vector processing engines (VPEs) employing a tapped-delay line(s) for providing precision filter vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods
US20150143076A1 (en) 2013-11-15 2015-05-21 Qualcomm Incorporated VECTOR PROCESSING ENGINES (VPEs) EMPLOYING DESPREADING CIRCUITRY IN DATA FLOW PATHS BETWEEN EXECUTION UNITS AND VECTOR DATA MEMORY TO PROVIDE IN-FLIGHT DESPREADING OF SPREAD-SPECTRUM SEQUENCES, AND RELATED VECTOR PROCESSING INSTRUCTIONS, SYSTEMS, AND METHODS
US9684509B2 (en) 2013-11-15 2017-06-20 Qualcomm Incorporated Vector processing engines (VPEs) employing merging circuitry in data flow paths between execution units and vector data memory to provide in-flight merging of output vector data stored to vector data memory, and related vector processing instructions, systems, and methods

Similar Documents

Publication Publication Date Title
JP2016537723A5 (cg-RX-API-DMAC7.html)
JP2016537722A5 (cg-RX-API-DMAC7.html)
JP2016537725A5 (cg-RX-API-DMAC7.html)
JP2016537726A5 (cg-RX-API-DMAC7.html)
JP2016517570A5 (cg-RX-API-DMAC7.html)
JP2016537724A5 (cg-RX-API-DMAC7.html)
JP6526415B2 (ja) ベクトル・プロセッサおよび方法
JP2016541057A5 (cg-RX-API-DMAC7.html)
JP6373991B2 (ja) フィルタベクトル処理動作のためのタップ付き遅延線を利用するベクトル処理エンジンと、関連するベクトル処理システムおよび方法
JP6339197B2 (ja) 実行ユニットとベクトルデータメモリとの間のマージング回路を備えるベクトル処理エンジンおよび関連する方法
US9619227B2 (en) Vector processing engines (VPEs) employing tapped-delay line(s) for providing precision correlation / covariance vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods
JP2016514330A5 (cg-RX-API-DMAC7.html)
US20150143085A1 (en) VECTOR PROCESSING ENGINES (VPEs) EMPLOYING REORDERING CIRCUITRY IN DATA FLOW PATHS BETWEEN EXECUTION UNITS AND VECTOR DATA MEMORY TO PROVIDE IN-FLIGHT REORDERING OF OUTPUT VECTOR DATA STORED TO VECTOR DATA MEMORY, AND RELATED VECTOR PROCESSOR SYSTEMS AND METHODS
US20170123808A1 (en) Instruction fusion
CN106681690B (zh) 基于蒙哥马利模乘的数据处理方法、模乘运算方法及装置
US20170277538A1 (en) Speculative multi-threading trace prediction
US10459725B2 (en) Execution of load instructions in a processor
CN106557430B (zh) 一种缓存数据刷盘方法及装置
TWI613589B (zh) 處理器流水線中的靈活的指令執行
US9213547B2 (en) Processor and method for processing instructions using at least one processing pipeline
RU2009125999A (ru) Технология планирования потоков
CN117539548A (zh) 基于wait机制的指令执行方法、装置、设备及存储介质
CN108255519B (zh) 同步多线程处理器的浮点指令处理方法及装置
CN106776015A (zh) 一种并行程序任务处理方法及其装置
CN106201999B (zh) 混合基dft/idft并行读取及计算方法和装置